


Sequential Circuits


Classes of Logic Circuits



Combinational Circuits: Current Output(s) depend ONLY on Current Inputs.


Sequential Circuits: Current Output(s) depend on Current Inputs and PAST Output(s).

Functions Using Sequential Operations



Sequential Circuit Construct


4




- > Sequential Circuits: Current Output(s) depend on Current Inputs and PAST inputs (via the feedback of some past State(s) and Output(s) to inputs).
- > Memory is used to Store Past Values of State(s) and Output(s).

Bistable Sequential Circuits



Basic Cross-coupled
Inverter pair



BISTABLE BEHAVIOR




Bistable Sequential Circuits - cont.



STATIC: V_{DD} is required to maintain stable state.

Basic Bistable Cross-coupled Inverter Pair has no means to apply input(s) to change the circuit's State.

Unlocked Latch Circuits



$t = t_1 > t = t_0$


S_{t_1}	R_{t_1}	Q_{t_1}	\bar{Q}_{t_1}	Operation
0	0	Q_n	\bar{Q}_n	hold
1	0	1	0	set*
0	1	0	1	reset*
1	1	0	0	NOT allowed

ACTIVE HIGH

*Data is written by over powering the feedback loop using S, R inputs.

Unlocked Latch Circuits

Full CMOS Asynchronous SR Latch



STATE OF LATCH can be EXTERNALLY SWITCHED between the 2 STABLE STATES

SET STATE: $S_{t1} = 1, R_{t1} = 0 \Rightarrow Q_{t1} = 1, \bar{Q}_{t1} = 0$

RESET STATE: $S_{t1} = 0, R_{t1} = 1 \Rightarrow Q_{t1} = 0, \bar{Q}_{t1} = 1$

HOLD: $S_{t1} = 0, R_{t1} = 0 \Rightarrow Q_{t1} = Q_{t0}, \bar{Q}_{t1} = \bar{Q}_{t0}$


$t - t1 > t - t0$

(two cross-coupled Inverters)
(M2, MP2 and M3, MP3)

NOT ALLOWED: $S = 1, R = 1 \rightarrow$ state Q_{n+1}, \bar{Q}_{n+1} is indeterminate

Unclocked CMOS NOR Based SR Latch Operation

SET OP:




Let at $t = t_0$: $Q_{t_0} = 0, \bar{Q}_{t_0} = 1$

At $t = t_1 > t_0$

1. $S_{t_1} = V_{DD} \Rightarrow M1 \text{ ON}, MP1 \text{ OFF} \Rightarrow \bar{Q}_{t_1} = 0$
2. $R_{t_1} = 0$ and $\bar{Q}_{t_1} = 0 \Rightarrow M4 \text{ OFF}, M3 \text{ OFF}, MP3 \text{ ON}, MP4 \text{ ON} \Rightarrow Q_{t_1} = V_{DD}$
3. $Q_{t_1} = V_{DD} \Rightarrow M2 \text{ ON}, MP2 \text{ OFF} \Rightarrow \bar{Q}_{t_1} = 0$

Unlocked CMOS NOR Based SR Latch Operation - cont.



Let at $t = t_0$: $Q_{t_0} = 1, \bar{Q}_{t_0} = 0$


At $t = t_1 > t_0$

1. $R_{t_1} = 1 \Rightarrow M4 \text{ ON}, MP4 \text{ OFF} \Rightarrow Q_{t_1} = 0$
2. $S_{t_1} = 0$ and $Q_{t_1} = 0 \Rightarrow M1 \text{ OFF}, M2 \text{ OFF}, MP1 \text{ ON}, MP2 \text{ ON} \Rightarrow \bar{Q}_{t_1} = V_{DD}$
3. $\bar{Q}_{t_1} = V_{DD} \Rightarrow M3 \text{ ON}, MP3 \text{ OFF} \Rightarrow Q_{t_1} = 0$

Unlocked CMOS NOR Based SR Latch

Operation - cont.

HOLD OP:



At $t = t_1 > t_0$


1. $S_{t_1} = 0 \Rightarrow M1 \text{ OFF}, MP1 \text{ ON}; R_{t_1} = 0 \Rightarrow M4 \text{ OFF}, MP4 \text{ ON}$

2a. $Q_{t_1} = Q_{t_0} = V_{DD}, \bar{Q}_{t_1} = \bar{Q}_{t_0} = 0 \Rightarrow M2 \text{ ON}, MP2 \text{ OFF}, M3 \text{ OFF}, MP3 \text{ ON}$

or

2b. $Q_{t_1} = Q_{t_0} = 0, \bar{Q}_{t_1} = \bar{Q}_{t_0} = V_{DD} \Rightarrow M2 \text{ OFF}, MP2 \text{ ON}, M3 \text{ ON}, MP3 \text{ OFF}$

Unclocked CMOS NAND Based SR Latch Circuit - cont




$t = t_1 > t = t_0$

S_{t_1}	R_{t_1}	Q_{t_1}	\bar{Q}_{t_1}	Operation
0	0	0	0	NOT allowed
0	1	1	0	set
1	0	0	1	reset
1	1	Q_{t_0}	\bar{Q}_{t_0}	hold

SR- Latches

- + Simplest form of latch
- Asynchronous
- Not Allowed Input Sequence

ASYNCHRONOUS NAND BASED SR LATCH



$t = t_1 > t = t_0$


ACTIVE
LOW

S_{t1}	R_{t1}	Q_{t1}	\bar{Q}_{t1}	Operation
0	0	0	0	NOT allowed
0	1	1	0	set
1	0	0	1	reset
1	1	Q_{t0}	\bar{Q}_{t0}	hold

Unclocked CMOS NAND Based SR Latch Circuit

ASYNCHRONOUS NAND BASED SR LATCH

13




$t = t_1 > t = t_0$

ACTIVE
LOW

S_{t1}	R_{t1}	Q_{t1}	\bar{Q}_{t1}	Operation
0	0	0	0	NOT allowed set reset hold
0	1	1	0	
1	0	0	1	
1	1	Q_{t0}	\bar{Q}_{t0}	

Clocked CMOS Latch Circuits

CLOCKED SR LATCH: Synchronization is introduced through clock CK.




When **CK = 0**, $S' = R' = 1$ independent of the values of **S** and **R** \Rightarrow **HOLD**

HOLD STATE: **CK = 0**, **S = x**, **R = x** $\Rightarrow Q_{n+1} = Q_n, \bar{Q}_{n+1} = \bar{Q}_n$
SET STATE: **CK = 1**, **S = 1**, **R = 0** $\Rightarrow Q_{n+1} = 1, \bar{Q}_{n+1} = 0$
RESET STATE: **CK = 1**, **S = 0**, **R = 1** $\Rightarrow Q_{n+1} = 0, \bar{Q}_{n+1} = 1$
NOT ALLOWED: **CK = 1**, **S = 1**, **R = 1** $\Rightarrow S' = 0, R' = 0$

“ACTIVE HIGH”

Clocked CMOS Latch Circuits - cont.

HOLD STATE: $CK = 0, S = x, R = x \Rightarrow Q_{n+1} = Q_n, \bar{Q}_{n+1} = \bar{Q}_n$
SET STATE: $CK = 1, S = 1, R = 0 \Rightarrow Q_{n+1} = 1, \bar{Q}_{n+1} = 0$
RESET STATE: $CK = 1, S = 0, R = 1 \Rightarrow Q_{n+1} = 0, \bar{Q}_{n+1} = 1$
NOT ALLOWED: $CK = 1, S = 1, R = 1$




WHEN "GLITCH" ON S (OR R) OCCURS DURING $CK = 1$, Q IS SET (OR RESET)

LEVEL SENSITIVE: WHEN $CK = 1$, ANY CHANGES IN S, R WILL EFFECT Q.

Clocked CMOS Latch Circuits - cont.

17



When $CK = 1$, $S' = R' = 1$ independent of the values of S and $R \Rightarrow$ HOLD


“ACTIVE LOW”

CK	S	R	Q_{n+1}	\bar{Q}_{n+1}	Operation
0	0	0	0	0	NOT allowed
0	0	1	1	0	set
0	1	0	0	1	reset
1	x	x	Q_n	\bar{Q}_n	hold

$S' = R' = 0$

Clocked CMOS Latch Circuits - cont.

CMOS Clocked NAND Based SR Latch or Flip-Flop




CK	S	R	Q_{n+1}	\bar{Q}_{n+1}	Operation
0	0	0	0	0	NOT allowed
0	0	1	1	0	set
0	1	0	0	1	reset
1	x	x	Q_n	\bar{Q}_n	hold

“ACTIVE LOW”


- + Synchronous operation CK
- Level Sensitive
- Not Allowed Input Sequence

CMOS Clocked Latch Circuits - cont.

NAND BASED CLOCKED JK FLIP-FLOP



Clocked NAND Based JK Latch Operation



CK = 1

J	K	Q_n	\bar{Q}_n	S	R	Q_{n+1}	\bar{Q}_{n+1}	Operation
0	0	0	1	1	1	0	1	hold
0	0	1	0	1	1	1	0	hold
0	1	0	1	1	1	0	1	reset (hold)
0	1	1	0	1	0	0	1	reset
1	0	0	1	0	1	1	0	set
1	0	1	0	1	1	1	0	set (hold)
1	1	0	1	0	1	1	0	toggle
1	1	1	0	1	0	0	1	toggle

The not-allowed S, R values $S = R = 0$ do not occur for any values of J, K, CK.

OSC → not desirable, but the state Q_{n+1}, \bar{Q}_{n+1} is determinate


Clocked NAND Based JK Latch Operation

CK = 1

J	K	Q_n	\bar{Q}_n	S	R	Q_{n+1}	\bar{Q}_{n+1}	Operation
0	0	0	1	1	1	0	1	hold
0	0	1	0	1	1	1	0	hold
0	1	0	1	1	1	0	1	reset
0	1	1	0	1	0	0	1	reset
1	0	0	1	0	1	1	0	set
1	0	1	0	1	1	1	0	set
1	1	0	1	0	1	1	0	toggle
1	1	1	0	1	0	0	1	toggle

OSC


TO PREVENT OSCILLATION WHEN $J = K = 1$:



(high speed clock may be impractical)

τ_{JKP} = INPUT-OUTPUT PROP DELAY OF JK LATCH
(CK 1 \rightarrow 0 BEFORE Q, \bar{Q} CAN SWITCH 2nd TIME)

CLOCKED SR FLIP FLOP: Negative Edge Triggered.



- + Synchronous operation
- + Not Level Sensitive
- Not Allowed S, R Sequence

- Start with $\text{CLK} = 0$, the S, R inputs are disconnected from the input Latch1.
- Changes in S, R cannot affect the state of Q, \bar{Q} .


When $\text{CLK} = 1$, S, R are able to control the state of Latch1.

- Inverted $\bar{\text{CLK}}$ applied to Latch2 prevents the state of Latch1 from effecting Q, \bar{Q} .
- Any changes to R, S are tracked by Latch1 while $\text{CLK} = 1$, but not reflected at Q, \bar{Q} .

When $\text{CLK} = 0$, S, R are again isolated from Latch1.

- Inverted $\bar{\text{CLK}}$ allows the current state of Latch1 to reach Latch2.
- Q, \bar{Q} can only change state when the CLK signal falls from 1 to 0.
- This is the falling (negative) edge of the CLK signal.

CLOCKED EDGE TRIGGERED JK FLIP-FLOP





- + Synchronous Operation
- + No Not-Allowed Inputs
- + Not Level Sensitive
- + No Q , \bar{Q} Oscillation when $J = K = 1$

Since the behavior of the JK flip-flop is completely predictable under all conditions, it is the preferred type of flip-flop for most logic circuit designs.


CMOS D-Latch

gate level implementation
modifying an SR latch






CK	D	S'	R'	Q_{n+1}	Q_{n+1}	
1	1	0	1	1	0	SR-Set
1	0	1	0	0	1	SR-Reset
0	x	0	0	Q_n	Q_n	SR-Hold

transistor level implementation
using transmission gates uses
fewer transistors




CMOS D-Latch Operation



- + Much simpler than JK Latch.
- + Does not require Edge Triggering for Safe Operation.

CMOS D-Latch - cont.





alternative implementation using clocked tri-state inverters



CK = 1: Tri-state INV 1 is active, Tri-state INV 2 is Hi-Z and $Q_n = D_n$
CK = 0: Tri-state INV 1 is Hi-Z, Tri-state INV 2 is active and Q_n and \bar{Q}_n are held

CMOS D Flip-Flop

Positive D - Latch




Negative D - Latch




D Flip-Flop = Positive D-Latch + Negative D-Latch


CMOS D Flip-Flop – Positive Edge Triggered 30



FOR CLK = 0




FOR CLK = 1



1. **CLK = 0**: master Q_m tracks input D ; slave Q_s = previous D_{n-1} sample (Q_s is transparent to variations in D).
2. **CLK = 0 \rightarrow 1**: master stores $Q_m = D_n$ (new D sample).
3. **CLK = 1**: master passes $Q_m = D_n$ to slave output Q_s (Q_m and Q_s are transparent to variations in D).
4. **CLK = 1 \rightarrow 0**: slave locks in new D_n .
5. **CLK = 0**: master Q_m begins tracking D . (Q_s is transparent to variations in D)
6. **CLK = 0 \rightarrow 1**: master stores $Q_m = D_{n+1}$.

CMOS Dynamic D Flip-Flop



1. NO FEEDBACK REGENERATIVE FEEDBACK LOOP
2. STATES STORED ON SOFT NODES