

# Design of JFET amplifiers


01  
24/11/19

- ① Zero temperature drift technique
  - ② Mid-point biasing technique
- } Use Self-bias

→ Standard values of R & C :-

1, 1.2, 1.5, 1.8, 2.2, 2.7, 3.3, 3.9, 4.2, 4.7  
5.1, 5.6, 6.2, 6.8, 7.5, 8.2, 9.1 & multiples of 10

Self-bias JFET amplifier circuit to be designed



Design means to determine the values of  $R_G, R_D, R_S$   
 $C_1, C_2$  &  $C_S$

## Design 01:-

02

Design a single stage CS JFET amplifier to give  $V_o$  voltage of 2V and voltage gain of -10.

The circuit should be suitable for operation upto frequency of 20Hz

Note: If freq<sup>n</sup> is not given assume it to be 50Hz

Sol<sup>n</sup>:- A] We use zero-temperature drift biasing:-

1] Data:  $|A_v| = 10$ ,  $V_o = 2V$ ,  $f_L = 20Hz$

2] Selection of JFET:-

We select n-JFET BFW11 for the datasheet with following specifications:-


$$g_{m0} = 5600 \mu S, V_p = -2.5V, r_d = 50K\Omega$$

$$I_{DSS} = 7mA$$

### 3] Selection of Biasing network:

03

We select self-bias circuit for our design



### 4] Selection of Q-point

i) For zero-temp. drift,  $|V_p| - |V_{GS}| = 0.63$

$$2.5 - |V_{GS}| = 0.63$$

$$\text{ie } |V_{GS}| = 1.87$$

$$\text{ie } \boxed{V_{GS} = -1.87 \text{ V}}$$

$$\text{ii) } I_D = I_{DSS} \left(1 - \frac{V_{GS}}{V_p}\right)^2 = 7 \text{ mA} \left(1 - \frac{-1.87}{-2.5}\right)^2$$

$$\boxed{I_D = 0.44 \text{ mA}}$$

$$\text{iii) } g_m = g_{m0} \left(1 - \frac{V_{GS}}{V_p}\right) = 5600 \times 10^{-6} \left(1 - \frac{-1.87}{-2.5}\right)$$

$$\boxed{g_m = 1.4112 \frac{\text{mA}}{\text{V}}}$$

5) Selection of  $R_S$  :-

04

$$V_{GS} = -R_S I_D \quad \text{----- Self-bias}$$

$$\text{ie } R_S = \frac{-V_{GS}}{I_D} = \frac{-(-1.87)}{0.44 \text{ mA}} = 4.25 \text{ K}\Omega$$

Select L.S.V to maintain Q-pt in middle of transfer curve

$$\text{Select } \boxed{R_S = 3.9 \text{ K}\Omega (\text{std}), \frac{1}{4} \text{ W}}$$

6) Selection of  $R_D$  :

$$A_v = -g_m (r_d \parallel R_D)$$

$$A_v = -g_m \left( \frac{r_d R_D}{r_d + R_D} \right)$$

$$-10 = -1.4112 \times 10^{-3} \left( \frac{50 \text{ K}\Omega R_D}{R_D + 50 \text{ K}\Omega} \right)$$

Solving we get,

$$R_D = 8.256 \text{ K}\Omega$$

Select H.S.V to increase the gain

$$\text{Select } \boxed{R_D = 9.1 \text{ K}\Omega, \frac{1}{4} \text{ W (std)}}$$

If  $R_L$  is given, then  
 $A_v = -g_m (r_d \parallel R_D \parallel R_L)$

7] Select of  $R_G$  :

To prevent loading of preceding stage,

$$\text{Select } R_G = 1M\Omega (\text{std}), \frac{1}{4}W$$

8] Selection of  $V_{DS}$  :

$$V_{DS} \geq V_{O_{peak}} + |V_{p1}| \quad \text{-----} \quad \text{Condition for undistorted o/p}$$

$$V_{DS} = 1.5 (V_{O_{peak}} + |V_{p1}|)$$

$$V_{DS} = 1.5 (V_{O_{peak}} + 2.5)$$

→ The value is multiplied by 1.5 to take care of saturation voltages, tolerance in resistance value, variation in supply voltage and device parameter variation

$$V_{O_{rms}} = 2V \quad \text{-----} \rightarrow \quad V_{O_{peak}} = 2\sqrt{2}$$

$$\text{i.e. } V_{DS} = 1.5 (2\sqrt{2} + 2.5)$$

$$= 7.99V$$

$$V_{DS} = 8V$$

KVL to D-S loop,


$$V_{DD} - I_D R_D - V_{OS} - I_D R_S = 0$$

$$V_{DD} = V_{OS} + I_D (R_D + R_S)$$

$$V_{DD} = 8 + 0.44 \times 10^{-3} (3.9K + 9.1K)$$

$$V_{DD} = 13.72V$$

Select  $V_{DD} = 15V$



g) Selection of  $C_S$  :-

$$f_L = 20Hz$$

$$X_{C_S} \leq 0.1 R_S$$

$$\text{i.e. } \frac{1}{2\pi f_L C_S} \leq 0.1 R_S$$

$$\text{i.e. } C_S \geq \frac{1}{2\pi f_L \times 0.1 R_S} \geq \frac{1}{2\pi \times 20 \times 0.1 \times 3.9K\Omega}$$

$$C_S \geq 20.4\mu F$$

Select  $C_S = 22\mu F / 25V$  H.S.V

10] Selection of  $C_1$ :


$$C_1 = \frac{1}{2\pi f_{L_{C_1}} R_{eq}}$$

$$f_{L_{C_1}} = f_L = 20 \text{ Hz}$$

$$R_{eq} = R_G = 1 \text{ M}\Omega$$

$$C_1 = \frac{1}{2\pi \times 20 \times 1 \text{ M}\Omega} = 7.957 \text{ nF}$$

Select  $C_1 = 8.2 \text{ nF} / 25 \text{ V}$  H.S.V




11] Selection of  $C_2$ :

$$C_2 = \frac{1}{2\pi f_{L_{C_2}} R_{eq}}$$

$$R_{eq} = r_d \parallel R_D + R_L$$

If  $R_L$  is not given, select  $R_L = R_{i \text{ next stage}}$   
 $R_L = R_G = 1 \text{ M}\Omega$



$$R_{eq} = R_D \parallel R_D + 1M\Omega$$

08

$$R_{eq} = 9.1K \parallel 50K + 1M\Omega$$

$$R_{eq} = 7.698K + 1M\Omega = 1.0077M\Omega$$

$$C_{C2} = \frac{1}{2\pi f_{LC_{C2}} R_{eq}}$$


$$= \frac{1}{2\pi \times 20 \times 1.0077M}$$

$$f_{LC_{C2}} = f_L = 20Hz$$

$$C_{C2} = 7.89nF$$

Select  $C_{C2} = 8.2nF / 25V$  H.S.V

12] Designed circuit is,



Designed using single stage CS JFET amplifier  
Zero-temperature drift technique



Design 01 can also be implemented using mid-point biasing technique

09

## B] Mid-point biasing

1] Data :  $|A_v| = 10$  ,  $V_o = 2V$  ,  $f_c = 20Hz$

### 2] Selection of JFET :


We select n-channel JFET BFW11 from the datasheet with following specifications: -

$$f_{mo} = 5600 \mu V , V_p = -2.5V , r_d = 50K\Omega$$

$$I_{DSS} = 7mA$$

### 3] Selection of Biasing circuit :-

Self-bias circuit is used to give mid-point biasing.



4) Selection of Q-point :

10

i) For mid-point biasing,  $I_D = \frac{I_{DSS}}{2}$

$$\text{i.e. } I_D = \frac{7\text{mA}}{2} = \underline{3.5\text{mA}}$$

$$\text{ii) } I_D = I_{DSS} \left(1 - \frac{V_{GS}}{V_P}\right)^2$$

$$\frac{3.5\text{mA}}{7\text{mA}} = \left(1 - \frac{V_{GS}}{V_P}\right)^2 \Rightarrow 0.5 = \left(1 - \frac{V_{GS}}{V_P}\right)^2$$

OR

$$V_{GS} = V_P \left[1 - \sqrt{\frac{I_D}{I_{DSS}}}\right]$$
$$= -2.5 \left[1 - \sqrt{\frac{1}{2}}\right]$$

$$\boxed{V_{GS} = -0.732\text{V}}$$

$$\text{iii) } g_m = g_{m0} \left(1 - \frac{V_{GS}}{V_P}\right)$$

$$= 5600 \times 10^{-6} \left(1 - \frac{(-0.732)}{(-2.5)}\right)$$

$$\boxed{g_m = 3.96 \text{ mS}}$$

5] Selection of  $R_S$ :

$$V_{GS} = -I_D R_S \quad \text{--- --- Self-bias}$$

$$R_S = \frac{-V_{GS}}{I_D} = \frac{-(-0.732)}{3.5 \text{ mA}}$$

$$R_S = 209 \Omega$$

Select  $R_S = 220 \Omega_{(std)}, 1/4W$  H.S.V

6] Selection of  $R_D$ :

$$A_v = -g_m (r_d \parallel R_D)$$

$$-10 = -3.96 \times 10^{-3} \left( \frac{50K \times R_D}{50K + R_D} \right)$$

Solving, we get

$$R_D = 2.67 K\Omega$$

Select  $R_D = 2.7 K\Omega_{(std)}, 1/4W$

7] Selection of  $R_G$ :

Select  $R_G = 1M\Omega, 1/4W$

8] Selection of  $V_{DD}$ :-

12

$$V_{DS} \geq V_{O_{peak}} + |V_p|$$

$$V_{DS} = 1.5 (V_{O_{peak}} + 2.5)$$

$$= 1.5 (2\sqrt{2} + 2.5)$$

$$\underline{V_{DS} \approx 8V}$$

$$V_{O_{rms}} = 2V$$

$$V_{O_{peak}} = 2\sqrt{2} V$$

KVL to D-S loop gives,

$$V_{DD} - I_D R_D - V_{DS} - I_D R_S = 0$$

$$V_{DD} = V_{DS} + I_D (R_D + R_S)$$

$$V_{DD} = 8 + 3.5mA (2.7K + 220)$$

$$V_{DD} = 18.22V$$

Select  $V_{DD} = 20V$

9] Selection of  $C_S$ :-

$$X_{C_S} \leq 0.1 R_S$$

$$\frac{1}{2\pi f_{L_S} C_S} \leq 0.1 R_S$$

$$f_{L_S} = f_L = 20Hz$$

$$C_S \geq \frac{1}{2\pi f_{L_S} \times 0.1 R_S} \geq \frac{1}{2\pi \times 20 \times 0.1 \times 220}$$

$$C_s \geq 361.715 \mu F$$

Select  $C_s = 390 \mu F / 25V$  H.S.V

10] Selection of  $C_1$ :

$$C_1 = \frac{1}{2\pi f_{LCC1} R_{eq}}$$

$$f_{LCC1} = f_L = 20Hz$$

$$R_{eq} = 1M\Omega = R_G$$

ie  $C_1 = \frac{1}{2\pi \times 20 \times 1M\Omega} = 7.95 \text{ nf}$

Select  $C_1 = 8.2 \text{ nf} / 25V$  H.S.V

11] Selection of  $C_2$ :

(Step 11 similar to Zero-temp drift)

$$C_2 = \frac{1}{2\pi R_{eq} f_{LCC2}}$$

$$f_{LCC2} = f_L = 20Hz$$

$$R_{eq} = r_d \parallel R_D + R_L$$

$$= (2.7K \parallel 50K) + 1M\Omega$$

$$R_L = R_G = 1M\Omega$$

(next stage)


$$R_{eq} \approx 1M\Omega$$

$$C_2 = \frac{1}{2\pi \times 1M \times 20} = 7.95 \text{ nf}$$

Select  $C_2 = 8.2\text{nf}/25\text{V}$  H.S.V

14

12] Designed circuit is,



Designed single-stage CS JFET amplifier using  
Mid-point biasing technique