


HF Model of BJT : Model is a two port network (TPN) consists of RLC voltage source & current source. Each and every component in BJT model represents physical phenomenon or characteristics of transistor.


Step by step formation of model :

(1) Let us develop HF model of transistor connected in CE configuration




where B, C & E are transistor terminals.

2)





modern
BJT
structure



B', C', E' are idealized internal base collector and emitter, $r_b \rightarrow$ base spreading resistor i.e. a resistor between base terminal and internal base, similarly r_c & r_e can also be defined. These resistances are very small.

3)



Input characteristic of BJT indicates that as V_{BE} increase, I_B increases exponentially. Inverse of slope of characteristic at Q point represent input resistance of BJT. This point is represented in BJT by connecting a resistance between B' & E' . This is known as input resistance of BJT.

$$h_{ie} = r_{\pi} = \frac{1}{\text{slope}} = \frac{\Delta V_{BE}}{\Delta I_B} \bigg|_{\Delta V_{CE}=0} \quad r_{\pi} \rightarrow 1 \text{ to } 3k\Omega$$


- 4) As V_{CE} increases, width of depletion region D increases, width of base B decreases, electrons & hole recombination in base region decreases. \therefore number of electron drifting to collector increases. This increases I_C . It means as V_{CE} increases, I_C increases. This is due to early effect & provides slope of charac. This phenomenon is shown in the model by connecting a resistance r_o between C' & E' where.

$$r_o = \frac{1}{\text{slope}} \bigg|_{Qpt} = \frac{\Delta V_{CE}}{\Delta I_C} \bigg|_{\Delta I_B=0}$$

$$r_o \rightarrow 40 \text{ to } 80k\Omega$$


- 5) BJT is a current control device. Output current I_C is controlled by input current I_B . $I_C = g_m V_{\pi}$
i.e. $I_C = h_{fe} I_B = \beta I_B$. This characteristic of transistor is shown in model by a dependent current source.

$$\beta \text{ or } h_{fe} \rightarrow 20 \text{ to } 300.$$






As V_{BE} varies, I_B varies since $I_C = \beta I_B$, I_C varies this changes V_{CE} . Variation in V_{CE} changes reverse bias potential across J_{BC} . This causes variation in base width, which finally changes I_B . It means change in output i.e. V_{CE} causes change in input (I_B). This indicates feedback between output to input. This internal feedback of BJT is represented in model by connecting a resistance r_{μ} between input & output [C' & B']


$$r_{\mu} \rightarrow 4 \text{ to } 8M\Omega$$



7) Junction J_{BE} is reverse bias. This causes an appreciable depletion region to exist across junction. Depletion region doesn't have any free electron in it. \therefore this behaves like insulator and works as dielectric, while P region and N region works as plate with +ve and -ve charges. This forms a capacitance between C' & B' . This is known as transition capacitance (C_T or C_μ).




8) At LF  time per cycle is more. Therefore time available for electron to diffuse through J_{BE} , move through base region and drift to collector is large. But at high frequency time per cycle is less. 



\therefore electron coming from E did not get enough time to diffuse through J_{BE} . Similarly holes coming from collector did not get enough time to diffuse through forward biased J_{BE} . This causes accumulation of electrons on E side of J_{BE} , while holes get accumulated on B side of J_{BE} . This phenomenon of charge storage around forward biased J_{BE} is represented in model by a capacitor between B' & E' known as diffusion capacitance C_x or C_D .

Final BJT model with transition & diffusion capacitance is shown below.




* C_x & $C_\mu \rightarrow$ are known as internal stray capacitance of BJT.

* **HF model of BJT = MF model + Internal capacitances**

* **Approximate HF model** : In the exact model above r_b, r_e, r_c can be taken as short because they are very small. r_μ, r_o can be taken as open due to high value. Now

$$B' = B, C' = C, E' = E$$

Ignore r_b, r_e, r_μ, r_c completely for HF analysis





C_{CB} - Collector-bulk capacitance
This cap. appears only in BJT that are integrated in a wafer.

High-freq model of Bipolar transistor :-


01

$p-n \rightarrow \Rightarrow \text{Depl region} \Rightarrow \text{cap}$
 $\rightarrow \text{J}^n \text{ cap.}$

BJT in fwd-active region



Junction cap. due to dep. region of B-E J^n .



Every bipolar J^n comes with 3 capacitors


- Movement of e^- inside the base area is by diffusion.

- To turn on the Bipolar device

need a gradient of concⁿ of e^-


we have stored some e^- in base region

$C_{jc} \approx C_{je}$ This can be modelled by a Capacitance.



This cap. appears only in BJT that are integrated in a wafer.

Structure of BJT built in IC form




Collector-bulk Capacitance


C_{cb} \rightarrow $R_B \text{ J}^n$ of np. $\rightarrow R_B$

INDERJIT SINGH

② Bipolar Transistor Caps (HF model)




intrinsic capacitors (C_{μ} , C_{π} , C_{cb})
(contacts at top of wafer)



general structure of bjt
in integrated circuits.
(not discrete)
modern bjt
INDERJIT SINGH

High-Frequency response of BJT amplifier:- 01

The gain of a bipolar amplifier falls at higher frequencies due to inter-electrode (parasitic) capacitance of transistor and wiring capacitances. as shown below:-



C_{bc} or C_{μ}
 C_{be} or C_{π} } \rightarrow Parasitic capacitance or stray capacitance

C_{wi}, C_{wo} } \rightarrow Wiring capacitances (introduced due to wires)

$C_{\mu}, C_{\pi}, C_{wi}, C_{wo} \sim \text{pF}$



$C_1, C_2, C_E \rightarrow$ Externally connected capacitors $\sim \mu\text{F}$

• Wiring Capacitances:-


→ Wires at I/P & o/p of amplifiers are at different potentials

→ Therefore, there exists a capacitance between wires

C_{wi} → i/p wiring capacitance
 C_{wo} → o/p wiring capacitance



- * Circuit diagram of ^{BJT} amplifier with all stray capacitance.



$C_{C1}, C_{C2}, C_E \rightarrow$ connected capacitors
 $C_T, C_{\pi}, C_{ce}, C_{wi}, C_{wo} \rightarrow$ stray, parasitic, fictitious capacitor.

connected caps \rightarrow in μf .
 stray caps \rightarrow in pf.

STATUS OF CAPACITORS IN DIFFERENT FREQUENCY RANGE

- * **DC** $\rightarrow (f = 0) \rightarrow X_C = \frac{1}{2\pi f C} = \infty \rightarrow$ all connected and stray caps are open.

- * **LF** \rightarrow very low frequency (few hertz) $\rightarrow X_C = \frac{1}{2\pi (\text{Hertz})(\mu f)}$ neither very low nor very high \therefore connected capacitor are considered

$$\rightarrow X_C = \frac{1}{2\pi (\text{Hertz})(pf)} = \text{very high} \therefore \text{at LF stray capacitors are open.}$$

- * **MF** \rightarrow Mid frequency (few 100's of KHz)

$$\rightarrow X_C = \frac{1}{2\pi (100 \times 10^3 \text{ Hz})(\mu f)} = \text{very low}$$

stray/parasitic capacitors

$$\therefore \text{connected capacitors are short, } X_C = \frac{1}{2\pi (100 \times 10^3)(pf)} = \text{high}$$

\therefore stray capacitors are open.

- * **HF** \rightarrow high frequency (100's of MHz) $\rightarrow X_C = \frac{1}{2\pi (\text{MHz})(\mu f)} = \text{very low}$

$$\therefore \text{connected capacitors are shorted, } X_C = \frac{1}{2\pi (\text{MHz})(pf)} = \text{high}$$

\therefore stray caps are neither short nor open but considered.