

01

pn Junction Capacitance

02/08/14

Two types

Diffusion capacitance

Depletion capacitance

OR

OR

Charge storage capacitance

Transition capacitance

* Diffusion capacitance is dominant under forward-bias conditions, and depletion capacitance is dominant when the junction is reverse biased.

Reference:

In many applications of pn-junctions, the capacitance is a limiting factor in the usefulness of the device; on the other hand, there are important applications in which these capacitance estimation can be useful in circuit applications and in providing important information about the structure of the pn-junction.

Note: For a Parallel Plate Capacitor,

$$C = \frac{\epsilon A}{d}$$

- A - Area between the two plates
- d - distance between two plates of capacitor
- ϵ - dielectric constant

Also, $C = \frac{Q}{V}$

- Q - charge
- V - Applied voltage

INDERJIT SINGH

02/20/20

↳ Diffusion capacitance: (charge storage capacitance); - C_{diff}

In a forward bias, a large number of carriers are stored in two sides of the junction \Rightarrow due to diffusion of carriers across pn junction. \Rightarrow

ie These carriers are stored outside the depletion region \Rightarrow which gives rise to Diffusion capacitance




fig: Minority carrier charge distribution in a pn junction showing the cause of diffusion capacitance in F.B.

• The cause of C_{diff} is the injected charge that is stored outside the depletion region in a F.B junction. ie due to injected e^- s from n-side to p-side and due to injected holes from p-side to n-side. represented by C_{diffn} and C_{diffp} respectively.

• $C_{diff} = \frac{dQ}{dV}$ - (1) ; where $Q = Q_p + Q_n \Rightarrow$ injected charge stored outside depletion region

where, $Q_p = q \Delta p L_p A$; $Q_n = q \Delta n L_n A$

Q_p and $Q_n \rightarrow$ charges in neutral n and p regions of pn junction diode.

From 0, $C_{diff} = \frac{dQ}{dv} = \frac{I \cdot dQ}{I \cdot dv} = \tau \frac{dI}{dv} = \frac{\tau}{r}$ 03

r - incremental resistance $\Rightarrow r = \frac{dv}{dI}$

τ \rightarrow minority carrier lifetime.

$\Rightarrow \frac{dQ}{I \cdot dv} \Rightarrow \frac{dI}{dv}$ How?

$I_{ext} = Q \Rightarrow$ ie (current \times time = charge)

Reference

$I = I_0 (e^{v/V_T} - 1)$ - (1)

$\frac{dI}{dv} = \frac{I_0 e^{v/V_T}}{V_T}$

$\frac{1}{r} \approx \frac{I}{V_T}$

becoz $I \gg I_0$,
neglect (-1)
in (1)

$r \approx \frac{V_T}{I}$

Now, $C_{diff} = \frac{\tau}{V_T} \times I$ ($I \rightarrow$ Forward current through pn-junction)

ie $C_{diff} \approx \frac{I \tau}{V_T}$ - (2)

\Rightarrow With \uparrow in forward bias \Rightarrow injected charge in both side of junction \uparrow ses. Therefore, $C_{diff} \uparrow$ ses.

For Reverse bias, $C_{diff} \rightarrow 0$ \rightarrow (Beoz, under R.B)
 $A_p \approx -n_{p0}$
 $A_n \approx -p_{n0}$

Depletion capacitances: (Junction Capacitances): (C_j) or (C_{dep})

The origin of these capacitances comes from presence of uncovered +ve and -ve charges on both side of the junction. (as shown in fig b).

let us understand this with an incremental picture. ie Applied Reverse bias ' V_R ', so if there is an incremental in V_R ie $dV_R \Rightarrow$ Depletion width \uparrow ses from w to dw in a pn junction.

INDERJIT SINGH

04




Fig. b: Incremental picture of charges at the edges of a depletion layer, for a uniformly doped pn junction.

⇒ Figure b shows charge densities in the depletion region for applied R.B of V_R and $V_R + dV_R$.

• An increment in reverse bias dV_R will uncover additional the charges in n region and additional -ve charges in the p-region.

Now, $W = \left[\frac{2 \epsilon_s (V_{bi} + V_R)}{q} \left(\frac{N_a + N_d}{N_a N_d} \right) \right]^{1/2}$ (--- For R.B)

↓
Depletion region width

①

⇒ Since uncompensated charge Q on each side of the junction varies with W , ⇒ variations in V_R ⇒ variation in charge as required for a capacitor. $[C = |dQ/dV|]$

Now, $|Q| = q A x_n N_d = q A x_p N_a$ --- ②

Now, $x_n = \left(\frac{N_a}{N_a + N_d} \right) W$ and $x_p = \left(\frac{N_d}{N_a + N_d} \right) W$ --- ③

05

∴ Now, $C_{dep} = \left| \frac{dQ}{dV} \right|$
 charge on each side

$V \Rightarrow V_{bi} + V_R$
 $\rightarrow (4a)$

because the voltage that varies the change in depletion region is the barrier height $e(V_{bi} + V_R)$

Now, $|Q| = qA \left(\frac{N_d N_a}{N_d + N_a} \right) W$ (From 2 & 3)

$$|Q| = qA \left(\frac{N_a N_d}{N_a + N_d} \right) \left[\frac{2 \epsilon_s (V_{bi} + V_R)}{q} \left(\frac{N_a + N_d}{N_a N_d} \right) \right]^{1/2}$$

$$|Q| = A \left[2q \epsilon_s (V_{bi} + V_R) \times \frac{N_a N_d}{N_a + N_d} \right]^{1/2} \quad (4b)$$

Eqn (4b), tells us that charge Q on each side of depletion region varies nonlinearly with applied voltage.

Now, $C_{dep} = \left| \frac{dQ}{d(V_{bi} + V_R)} \right|$ (From 4a),

$$\therefore C_{dep} = \frac{A}{2} \left[\frac{2q \epsilon_s}{(V_{bi} + V_R)} \frac{N_a N_d}{N_a + N_d} \right]^{1/2} \quad (5)$$

Reference: C_j or C_{dep} is a voltage-variable capacitance, since $C_j \propto (V_{bi} + V_R)^{-1/2}$.

There are several important applications for variable capacitors, including use in tuned circuits.

The pn-junction device which makes use of the voltage-variable property of C_j is called "Varactor diode".


INDERJIT SINGH

Now, from (5), we get


$$C_{dep} = \epsilon_s A \left[\frac{q}{2\epsilon_s (V_{bi} + V_R)} \frac{N_a N_d}{N_a + N_d} \right]^{1/2}$$

$$\text{From (1), } W = \left[\frac{2\epsilon_s (V_{bi} + V_R)}{q} \left(\frac{N_a + N_d}{N_a N_d} \right) \right]^{1/2}$$

$$\therefore C_{dep} = \frac{\epsilon_s A}{W} \quad \text{--- (6)}$$



This eqn resembles parallel plate capacitor
 $C = \frac{\epsilon A}{d}$



From (6) since W depends on reverse bias voltage.

- C_{dep} is also a function of R.B voltage of the pn junction.


As $V_R \uparrow$ ses, $C_{dep} \downarrow$ ses.

↳ Small-signal model of the pn junction :-

07R

→ Equivalent circuit of diode under small-signal conditions.

• When semiconductor devices with pn junctions are used in linear amplifier circuits, for eg, small ac signals are superimposed on the dc currents and voltages, so that the small-signal characteristics of pn junction become important.



magⁿ of ac voltage is small

$$v = V_m \sin \omega t$$

$$V_m \ll V_t$$

Thermal voltage

Va - Applied F.B
D - pn junction diode

$$i = I_m \sin(\omega t + \theta)$$


small-sig current.

• Quasi-static approach (small-signal model):

↳ We will try to derive formulae for ac conditions from dc (static) characteristics.

↳ It gives you only approximate estimate of capacitance and resistance of equivalent circuit.

INDERJIT SINGH



$$\frac{dV}{I} = r$$

$$V \rightarrow I$$

$$V + dV \rightarrow I + dI$$

charge Q stored for V

$$V \rightarrow Q$$

$$V + dV \rightarrow Q + dQ$$

• When current changes from I to I + dI, charges Q inside the device also will change i.e. Q + dQ.

In quasi-static small-signal model, we are making a change in voltage and we are estimating the changes in current and charges, but we give sufficient time, for effects of charge to stabilize.

small signal incremental resistance. (or Diffusion resistance) $r_s = \frac{dV}{dI}$; $C = \left| \frac{dQ}{dV} \right|$ → It represents either +ve or -ve component. → capacitance

→ Ideal-diode equation:

$$I = I_0 \left[\exp\left(\frac{V_a}{V_t}\right) - 1 \right] \quad \text{--- (1)}$$

Differentiate (1) w.r.t voltage V_a

$$\frac{dI}{dV} \approx \frac{I_0 \exp\left(\frac{V_a}{V_t}\right)}{V_t}$$

ie $\frac{1}{r_d} \approx \frac{I}{V_t}$ (neglect (-1) in (1))


∴ Now for F.B, $I > I_0$

∴ $r_d \approx \frac{V_t}{I}$ --- for forward bias.

→ Formula for small signal resistance.

∴ r_d ↓ as I ↑ and r_d ↑ as I ↓

The incremental resistance is also known as the 'diffusion resistance.'



For reverse bias, $I_R \approx -I_0$

$\therefore r_d \rightarrow \infty$ for ideal diode.


But in real diode, $r_d \neq \infty$, becoz I_R rises with V_R .

So, we have finite non-zero conductance $(\frac{dI}{dV})$
 $\therefore r_d$ will be in order of ($> 100K\Omega$) - for R.B.

- Diffusion capacitance (C_{diff}) is dominant under forward bias conditions, and depletion capacitance (C_{dep}) is dominant when the pn junction is reverse-biased.


Small-signal model for F.B

pn junction:
 Why r_d and C_{diff} are in parallel?
 Ans: Voltage V is responsible for I and charge Q is the same, since r_d and C_{diff} are due to common v ie v across r_d and C_{diff} is same.




Small-signal model for R.B

pn junction:
 (For R.B we haven't show r & C_{diff} becoz they are negligible).
 r_d is very high, C_{diff} is negligible.



Complete small-signal model of pn junction: fig(d)



fig(d) pn junction diode equivalent circuit

INDERJIT SINGH

- In order to complete the small signal model, we need to add C_{dep} which will be in parallel with r_d and C_{diff} .

• To last element we add, to complete the small-signal equivalent circuit, is a series resistance (r_s).

(The neutral n and p regions have finite resistances so the actual pn junction will include R_s).

• In fig(d), the voltage across the actual junction is V_a and the total voltage applied to pn junction is given by V_{app} .

$$\text{ie } \boxed{V_{app} = V_a + I r_s}$$

1. For a Si abrupt pn junction, $N_a = 10^{16}/\text{cm}^3$ and $N_d = 10^{15}/\text{cm}^3$ at $T = 300\text{K}$, calculate space-charge width W at a $V_R = 5\text{V}$ and hence calculate depletion capacitance for junction area $A = 10^{-4}\text{cm}^2$.

Solⁿ: $W = \left[\frac{2 \epsilon_s (V_{bi} + V_R)}{q} \left[\frac{N_a + N_d}{N_a N_d} \right] \right]^{1/2}$

(But, $V_{bi} = V_T \ln \left(\frac{N_a N_d}{n_i^2} \right) = 0.0259 \ln \left(\frac{10^{16} \cdot 10^{15}}{(1.5 \times 10^{10})^2} \right) = 0.635\text{V}$)

$\therefore W = \left[\frac{(2 \times 11.7 \times 8.85 \times 10^{-14}) (0.635 + 5)}{1.6 \times 10^{-19}} \left(\frac{10^{16} + 10^{15}}{(10^{16})(10^{15})} \right) \right]^{1/2}$

$W = 2.83 \times 10^{-4}\text{cm} \approx 2.83 \mu\text{m}$

Now, $C_{dep} = \frac{\epsilon A}{W}$

$= \frac{11.7 \times 8.85 \times 10^{-14} \times 10^{-4}}{2.83 \times 10^{-4}}$

$0.366 \times 10^{-12}\text{F}$

$\boxed{C_{dep} = 0.366\text{pF}}$

