

01

Pn Junction Capacitance:

Two types

- Diffusion capacitance
- Depletion capacitance
- Transition capacitance
- Charge storage capacitance

\* Diffusion capacitance is dominant under forward-bias conditions, and depletion capacitance is dominant when the junction is reverse biased.

Reference:

In many applications of pn-junctions, the capacitance is a limiting factor in the usefulness of the device; on the other hand, there are important applications in which these capacitance estimation can be useful in circuit applications and in providing important information about the structure of the pn-junction.

Note: For a Parallel Plate Capacitor,

$C = \frac{\epsilon A}{d}$


Cross-sectional diagram of a parallel plate capacitor with two plates separated by distance d.

A - Area between the two plates  
 d - distance between two plates of capacitor  
 $\epsilon$  - dielectric constant

Also,  $C = \frac{Q}{V}$

Q - charge  
 V - Applied voltage

INDERJIT SINGH



From ①,  $C_{diff} = \frac{dQ}{dv} = \frac{T \cdot dQ}{T \cdot dv} = T \frac{dI}{dv} = \frac{T}{\gamma}$  03  
 $\gamma$  - incremental resistance  $\Rightarrow \gamma = \frac{dv}{dI}$   
 $T \rightarrow$  minority carrier lifetime.  
 $\Rightarrow \frac{dQ}{T \cdot dv} \Rightarrow \frac{dI}{dv}$  How?  
 $I \propto t \Rightarrow I \propto \frac{Q}{V_t}$  ie current  $\times$  time = charge  
 $I = I_0 (e^{\frac{V_f}{V_T}} - 1)$  Reference  
 $\frac{dI}{dv} = \frac{I_0 e^{\frac{V_f}{V_T}}}{V_T}$   
 $\frac{1}{\gamma} \approx \frac{I}{V_T}$  because  $I \gg I_0$ , neglect  $(-1)$  in  $e^x$   
 $\gamma \approx \frac{V_t}{I}$

Now,  $C_{diff} = \frac{T \cdot I}{V_t}$  ( $I \rightarrow$  Forward current through pn junction)  
 ie  $C_{diff} \approx \frac{I \tau}{V_t}$  (2)  
 $\Rightarrow$  With  $\uparrow$  in forward bias  $\Rightarrow$  injected charge in both sides of junction  $\uparrow$  so  $C_{diff} \uparrow$ .  
 For Reverse bias,  $C_{diff} \rightarrow 0$   $\rightarrow$  (Becoz under R.B.)  
 $\Delta p \approx -n_{po}$ ,  $\Delta n \approx -n_{po}$

**Depletion capacitance:** (Junction Capacitance) :  $(C_j)$  or  $(C_{dep})$   
 The origin of these capacitances comes from presence of uncovered +ve and -ve charges on both sides of the junction. (as shown in fig b).  
 let us understand this with an incremental picture. ie Applied Reverse bias  $V_R$ , so if there is an incremental in  $V_R$  ie  $dV_R \Rightarrow$  Depletion width  $\uparrow$  from  $w$  to  $dw$ . in a pn junction.

**INDERJIT SINGH**

04




fig b: Incremental picture of charges of charges at the edges of a depletion layer for a uniformly doped pn junction.

⇒ Figure b shows charge densities in the depletion region for applied R.B. of  $V_R$  and  $V_R + dV_R$ .

An increment in reverse-bias  $dV_R$  will uncover additional charges in n-region and additional -ve charges in the p-region.

$$\text{Now, } W = \left[ \frac{2E_s(V_b + V_R)}{q} \left( \frac{N_a + N_d}{N_a N_d} \right) \right]^{1/2} \quad (\text{--- For R.B.}) \quad ①$$

Depletion region width varies with  $V_R$  as  $W \propto \sqrt{V_R}$

⇒ Since uncompensated charge  $Q$  on each side of the junction varies with  $W$ ,  $\Rightarrow$  variations in  $V_R \Rightarrow$  variation in charge as required for a capacitor.  $[C = |dQ/dV|]$

$$\text{Now, } |Q| = qA x_n N_d = qA x_p N_a \quad ②$$

$$\text{Now, } x_n = \left( \frac{N_a}{N_a + N_d} \right) W \quad \text{and} \quad x_p = \left( \frac{N_d}{N_a + N_d} \right) W \quad ③$$

SHREERATI SINGH

05

$$\therefore \text{Now, } C_{\text{dep}} = \left| \frac{dQ}{dV} \right| ; V \Rightarrow V_{\text{bi}} + V_R \quad \rightarrow \text{Eq 4a}$$

charge on each side

$$\text{Now, } |Q| = qA \cdot \left( \frac{N_d N_a}{N_a + N_d} \right) W \quad (\text{From 2 \& 3})$$

beneath the voltage  
that varies  
the charge in  
depletion region is  
the barrier height  
i.e.  $(V_{\text{bi}} + V_R)$

$$|Q| = qA \left( \frac{N_a N_d}{N_a + N_d} \right) \left[ \frac{2\epsilon_s (V_{\text{bi}} + V_R)}{q} \left( \frac{N_a + N_d}{N_a N_d} \right) \right]^{1/2}$$

$$|Q| = A \left[ 2q\epsilon_s (V_{\text{bi}} + V_R) \times \frac{N_a N_d}{N_a + N_d} \right]^{1/2} \quad \text{Eq 4b}$$

Eq 4b tells us that charge  $Q$  on each side of depletion region varies non-linearly with applied voltage.

$$\text{Now, } C_{\text{dep}} = \left| \frac{dQ}{d(V_{\text{bi}} + V_R)} \right| \quad (\text{From 4a}),$$

$$\therefore C_{\text{dep}} = \frac{A}{2} \left[ \frac{2q\epsilon_s}{(V_{\text{bi}} + V_R)} \frac{N_a N_d}{N_a + N_d} \right]^{1/2} \quad \text{Eq 5}$$

Reference:  $C_j$  or  $C_{\text{dep}}$  is a voltage-variable capacitor,

since  $C_j \propto (V_{\text{bi}} + V_R)^{-1/2}$ .

There are several important applications for variable capacitors, including use in tuned circuits.

The pn-junction device which makes use of the voltage-variable property of  $C_j$  is called "Varactor diode".


INDERJIT SINGH

Now, from ⑤, we get

$$C_{dep} = \epsilon_s A \left[ \frac{q}{2\epsilon_s (V_{bi} + V_R)} \frac{N_a N_d}{N_a + N_d} \right]^{1/2}$$

$$\text{From } ①, W = \left[ \frac{2\epsilon_s (V_{bi} + V_R)}{q} \left( \frac{N_a + N_d}{N_a N_d} \right) \right]^{1/2}$$

$$\therefore C_{dep} = \frac{\epsilon_s A}{W} \quad ⑥$$



From, ⑥ since  $W$  depends on reverse bias voltage.

- $C_{dep}$  is also a function of R.B. voltage of the pn junction.


∴ As  $V_R \uparrow$  ses,  $C_{dep} \downarrow$  ses.

→ Small-signal model of the pn junction :-

07R

→ Equivalent circuit of diode under small-signal conditions.

- When semiconductor devices with pn junctions are used in Linear amplifier circuits, for eg, small ac signals are superimposed on the dc currents and voltages, so that the small-signal characteristics of pn junction become important.



$$v = V_m \sin \omega t$$

$$V_m \ll V_t$$

mag' of ac voltage is small

Thermal voltage


$$i = I_m \sin(\omega t + \phi)$$

small-sig current.  $\frac{I_b}{V_b}$

• Quasi-static approach (small-signal model):

We will try to derive formulae for ac conditions from dc (static) characteristics.

It gives you only approximate estimate of capacitance and resistance of equivalent circuit.



In quasi-static small-signal model, we are making a change in voltage and we are estimating the changes in current and charges, but we give sufficient time for effects of change to stabilize. 08

$$\text{small } \boxed{r_s = \frac{dV_o}{dI}} ; C = \left| \frac{dQ}{dV} \right| \rightarrow \begin{array}{l} \text{It represents either the positive component.} \\ \text{capacitance} \end{array}$$


signal incremental resistance.  
(or) Diffusion resistance.

$\rightarrow$  Ideal-diode equation:

$$I = I_0 \left[ \exp\left(\frac{V_a}{V_t}\right) - 1 \right] \quad \text{--- (1)}$$

Differentiate (1) w.r.t voltage  $V_a$

$$\frac{dI}{dV} \approx \frac{I_0}{V_t} \exp\left(\frac{V_a}{V_t}\right)$$



$$\therefore \frac{1}{r_s} \approx \frac{I}{V_t} \quad (\text{neglect } (1) \text{ in eqn (1)})$$

$\therefore r_s$  increases as  $I$  increases.

$\therefore$  Now for F.B.,  $I > I_0$  (forward bias)

$$\therefore \boxed{Y_d \approx \frac{V_t}{I}}$$

- - - for forward bias.

$\rightarrow$  Formula for small signal resistance.

$\therefore Y_d \downarrow$  as  $I \uparrow$  and  $r_s \uparrow$  as  $I \downarrow$ .

The incremental resistance is also known as the 'diffusion resistance.'

For reverse bias,  $I_A = \sim I_0$  base saturation current  
 $\therefore r_d \rightarrow \infty$  for ideal diode.

But in real diode,  $r_d \neq \infty$ , becoz  $I_R$  increases with  $V_R$ .

So, we have finite non-zero conductance ( $\frac{dI}{dV}$ )

$\therefore r_d$  will be in order of ( $> 100\text{ k}\Omega$ ) - for R.B.

- Diffusion capacitance ( $C_{diff}$ ) is dominant under forward bias conditions, and depletion capacitance ( $C_{dep}$ ) is dominant when the pn junction is reverse biased.


- Small-signal model for F.B. pn junction:

Why  $r_d$  and  $C_{diff}$  are in parallel?  
 Ans: Voltage  $V$  is responsible for  $I$  and charge & is the same, since  $r_d$  and  $C_{diff}$  are due to common voltage  $V$  across  $r_d$  and  $C_{diff}$  is same.

- Small-signal model for R.B. pn junction:

(For R.B. we haven't shown  $r_d$  &  $C_{diff}$  becoz they are negligible).

- Complete small-signal model of pn junction: fig(d)



- In order to complete the small signal model, we need to add  $C_{dep}$  which will be in parallel with  $r_d$  and  $C_{diff}$ .

To last element we add, to complete the small-signal equivalent circuit, is a series resistance ( $r_s$ ).

(The neutral n and p regions have finite resistances so the actual pn junction will include  $r_s$ ).

In fig(d), the voltage across the actual junction is  $V_a$  and the total voltage applied to pn junction is given by  $V_{app}$ .

$$\text{ie } V_{app} = V_a + I r_s$$

- For a Si abrupt pn junction,  $N_A = 10^{16}/\text{cm}^3$  and  $N_D = 10^{15}/\text{cm}^3$  at  $T=300\text{K}$ , calculate space-charge width  $W$  at a  $V_R = 5\text{V}$  and hence calculate depletion capacitance, for  $A = 10^{-4}\text{cm}^2$

$$\text{Soln: } W = \left[ \frac{2 \epsilon_s (V_{bi} + V_R)}{q} \left[ \frac{N_A + N_D}{N_A N_D} \right] \right]^{1/2}$$

$$\text{But, } V_{bi} = \frac{kT}{W} \ln \left( \frac{N_A N_D}{n_i^2} \right) = 0.0259 \ln \left( \frac{10^{16} \cdot 10^{15}}{(1.5 \times 10^{10})^2} \right) = 0.635\text{V}$$

$$\therefore W = \left[ \frac{(2 \times 11.7 \times 8.85 \times 10^{-14}) (0.635 + 5)}{1.6 \times 10^{-19}} \left( \frac{10^{16} + 10^{15}}{(10^{16})(10^{15})} \right) \right]$$

$$W = 2.83 \times 10^{-4}\text{cm} \approx 2.83\text{ }\mu\text{m}$$

$$\text{Now, } C_{dep} = \frac{EA}{W}$$

$$= \frac{11.7 \times 8.854 \times 10^{-14} \times 10^{-4}}{2.83 \times 10^{-4}}$$

$$= 0.366 \times 10^{-12}\text{ F}$$

$$C_{dep} = 0.366 \text{ pF}$$

~~at both ends there is a depletion region with thickness of order of  $W$ . This will affect the value of  $C_{dep}$ .~~