


VLSI

Physics of MOS device

- MOSFET is the fundamental building block of MOS & CMOS digital ICs.
- Compared to BJT, the MOS T^r occupies a relatively smaller Si area, and its fabrication used to involve fewer processing steps.

MOS device



MOS eqvt

{ MOS structure forms a capacitor with gate & substrate as 2 terminal & oxide layer as dielectric. }

← MOS capacitor or DRAM (MOSCAP)

Capacitor symbol with C_{ox} → Gate oxide Capacitance

Unit: Cap/unit area F/cm^2

$$C = \frac{\epsilon A}{d} \rightarrow \frac{C}{A} = \frac{\epsilon}{d}$$

$$\therefore C_{ox} = \frac{\epsilon_{ox}}{t_{ox}}$$

F/cm^2

ϵ_0 - Dielectric constant of vacuum.

where, $\epsilon_{ox} = \epsilon_0 \epsilon_r$

$8.854 \times 10^{-14} F/cm \leftarrow \epsilon_0 \rightarrow 3.97$

F/cm

INDERJIT SINGH

$$\epsilon_{ox} = 3.97 \times \epsilon_0 \rightarrow \text{Dielectric const of } SiO_2$$

Q. If $t_{ox} = 500 \text{ \AA}$. Find C_{ox}

Soln: $C_{ox} = \frac{\epsilon_{ox}}{t_{ox}} = \frac{\epsilon_0 \epsilon_r}{t_{ox}}$

$$C_{ox} = \frac{8.854 \times 10^{-14} \times 3.97}{500 \times 10^{-8}} = 7.08 \times 10^{-8}$$

$$C_{ox} = 70.3 \text{ nF/cm}^2$$


Q. If Plate area A is $1 \mu\text{m} \times 1 \mu\text{m}$. Find total C .

$$\Rightarrow C_{ox} = \frac{\epsilon_{ox}}{t_{ox}} A = 70.3 \times 10^{-9} \times 10^{-8}$$

$$C_{ox} = 703 \times 10^{-18} = 703 \text{ aF} \quad 10^{-15} \text{ - f}$$

Range of $C_{ox} \rightarrow \text{zF} \leq C_{ox} \leq \text{fF} \quad \begin{matrix} 10^{-18} \text{ - atto} \\ 10^{-21} \text{ - zepto} \end{matrix}$

INDERJIT SINGH



Since, equilibrium concentration of mobile carriers in a semiconductor always obeys Law of Mass Action i.e.

$$n \times p = n_i^2$$

where,

n - mobile carrier concⁿ of e⁻ & holes

n - e⁻ concⁿ in C.B

p - hole concⁿ in V.B

n_i - intrinsic carrier concⁿ of Si at $T=300$

$$\left\{ \begin{array}{l} n_i^0 = 1.45 \times 10^{10} / \text{cm}^3 \\ n_i^2 = 2.1 \times 10^{20} / \text{cm}^6 \end{array} \right\} \quad \left\{ \begin{array}{l} \text{At } t=0^\circ\text{C,} \\ \text{Si}^0 \text{ is insulator} \end{array} \right\}$$

• Order of leakage current in $\text{Si}^0 \rightarrow 10^{-9} \text{A}$, $\text{Ge} \rightarrow 10^{-6} \text{A}$.

→ Energy band diagram:

- C.B
- V.B
- Forbidden gap
- Fermi level


Insulator: - No free e's.
 Conductor: - All free e's
 Metal: - ~~to~~ free e's
 Semi-cond: - less no of free e's

It indicates the probability of occupancy of C.B which is

$$P(E) = \frac{1}{1 + e^{[(E-E_F)/kT]}}$$

where, E_F - Fermi energy level, T - temp
 k - Boltzman's constant.

• Energy band diagram of a P-type Si^0 .



ψ - Electron affinity (V): -

It is energy difference betⁿ free space & CB.

Eg - Band gap energy. betⁿ CB & VB for Si^0 is 1.1eV.

ΦF - Fermi Potential (V) For P-type Si^0

- ΦFP (-ve)
- ΦFN (+ve)

$$\Phi_{FP} = \frac{kT}{q} \ln \left(\frac{n_i}{N_A} \right) \text{ Volts}$$

For N-type Si^0 .

$$\Phi_F = \frac{E_{Fermi} - E_i}{q}$$

$$\Phi_{FN} = \frac{kT}{q} \ln \left(\frac{N_D}{n_i} \right) \text{ Volts}$$

$$\frac{kT}{q} = \frac{1.38 \times 10^{-23} \text{ J/K} \times T}{1.6 \times 10^{-19}} = \frac{T}{11,600}$$

$$\frac{kT}{q} = 0.026 \text{ V at } T = 300 \text{ K.}$$

↳ Volt equt of temp.
(Thermal vty)

$q \rightarrow$ unit charge e^-

Q. For a P-Si, $N_A = 10^{16} / \text{cm}^3$, find ϕ_{FP}

$$\Rightarrow \phi_{FP} = \frac{kT}{q} \ln \left(\frac{n_i}{N_A} \right)$$

$$= 0.026 \ln \left(\frac{1.45 \times 10^{10}}{10^{16}} \right)$$

$$\boxed{\phi_{FP} = -0.35 \text{ V}}$$

Q. For an N-Si, $N_D = 10^{16} / \text{cm}^3$, find ϕ_{FN}

$$\Rightarrow \phi_{FN} = \frac{kT}{q} \ln \left(\frac{N_D}{n_i} \right)$$

$$= 0.026 \ln \left(\frac{10^{16}}{1.45 \times 10^{10}} \right)$$

$$\boxed{\phi_{FN} = 0.35 \text{ V}}$$

↳ ϕ_w - Work functⁿ potential

It is min energy reqd to move a e^- from fermi level to free space.

↳

$$\text{Here, } \phi_{wp} = \psi + \frac{1.1}{2} + |\phi_{FP}|$$

$$= 4.15 + 0.55 + 0.35 \text{ say}$$

$$\boxed{\phi_{wp} = 5.05 \text{ V}}$$

$$\Rightarrow \phi_{wn} = \psi + \frac{1.1}{2} - |\phi_{FN}|$$


$$= 4.15 + 0.55 - 0.35$$

$$\boxed{\phi_{wn} = 4.35 \text{ V}}$$

When two materials of diff work functⁿ are joint together, there exists a potential diff at point of contact.

eg $\phi_w = \phi_{wp} - \phi_{wn} = 5.05 - 4.35 = 0.7V$
 PN-Jⁿ diode \rightarrow barrier potential is 0.7V.

Note:- In a P-N Jⁿ diode,



ϕ_0 - barrier/Jⁿ/contact potential.

It is due to work functⁿ diff betⁿ P & N Si.

INDERJIT SINGH

$\phi_0 = \phi_{FN} - \phi_{FP}$

$$\phi_0 = \frac{kT}{q} \ln \left[\frac{N_A N_D}{n_i^2} \right] \text{ Volts}$$

$\therefore \phi_0 = f(N_A, N_D, T)$

If $N_A = 10^{16} / \text{cm}^2$, $N_D = 10^{18} / \text{cm}^2$, find ϕ_0 .


$$\Rightarrow \phi_0 = \frac{kT}{q} \ln \left[\frac{N_A N_D}{n_i^2} \right]$$

$$= 0.026 \ln \left[\frac{10^{16} \times 10^{18}}{2.1 \times 10^{20}} \right]$$


$\phi_0 = 0.818 \text{ Volts}$

*Types of Junctions:-


- Step / abrupt Jⁿ:-
 \hookrightarrow Diff doping concⁿ
 eg EB Jⁿ, BJT, FET



- Graded Jⁿ:-
 \hookrightarrow Same doping concⁿ
 eg Diode.





Energy band diagram of MOS element.



Energy band diagram of MOS device: -

- All 3 Fermi levels will align as a straight line mos capacitor.
- The device becomes electrically neutral.



INDERJIT SINGH

INDERJIT SINGH

→ Now we consider that 3 components of ideal MOS system are brought into physical contact, as shown in fig(a).

→ The Fermi levels of all three materials must line up, as they form the MOS capacitor as shown in fig(a). (AL)

→ Because of work-functⁿ difference between metal and semiconductor, a v_{tg} drop occurs across MOS device

→ Part of this built-in v_{tg} drop occurs across the insulating oxide layer (SiO₂).

→ The rest of v_{tg} drop (potential difference) occurs at P-Si-SiO₂ interface i.e. silicon-oxide interface, forcing the energy bands of Si to bend in this region.

→ The resulting combined energy band diagⁿ of MOS system is shown in fig(b).

Note: - Equilibrium Fermi levels of (Si) & metal gate are at same potential.

→ The bulk Fermi level is not significantly affected by band bending, whereas the surface Fermi level moves closer to intrinsic Fermi level.

→ The Fermi potential at the surface i.e. surface potential (ϕ_s), is smaller in magnitude than bulk Fermi Potential (ϕ_F).

Q. Why band bending in MOSCAP:


⇒

1. When a MOS device is formed, the work functⁿ diff^y betⁿ the P-Si & Al metal will create a contact potential across a MOS device

The major part of this potential across the SiO₂ layer.

2. The field due to the contact potential

will pull the e^- s from Al metal, due to e^- migration from Al to P-Si, the surface concentration of charges in P-Si at Si-SiO₂ interface will decrease.



3. Hence the surface of P-Si becomes less +ve compared to the bulk Si & hence the surface fermi potential will be less than bulk fermi potential.

4. This phenomenon leads to **BAND BENDING** at Si-SiO₂ interface of a MOS device.