



# MOSFET Operation:-

## MOSFETs



# Schematic of MOSFET: - / MOS TR




From the Schematic of MOSFET/MOS  $T^r$

- The source & drain regions are heavily doped
- The distance bet<sup>n</sup> source & drain diffusion region is called the channel length 'L'.
- Similarly, the lateral extent of the channel (inside the semiconductor) is known as channel width 'W'.
- The thickness of oxide layer is taken as  $t_{ox}$ .

∴  $L$ ,  $W$  and  $t_{ox}$  are important parameters for determining the electrical behaviour of MOSFETs.

The gate material is usually Poly Si or Al and the length of the gate is almost equal to channel length  $L$ .






→ CMOS technology only supports Enhancement-type MOS :-

R


• Enhancement Mode MOSFET :-

1. p-channel MOSFET (PMOS) :-



• It is because of SiO<sub>2</sub> layer, MOSFET have a high  $\rho_p$  resistance.


2. p-channel MOSFET (PMOS) :-




INDERJIT SINGH

• Depletion Mode MOSFETs :-

If a narrow n-channel or p-channel is embedded into the substrate betn source & drain at time of fabrication, structure is known as Depletion region type MOSFET




n-channel MOSFET (NMOS D-type)



p-channel MOSFET (PMOS D-type)

↳ nMOS  $T^2$  with source & drain grounded:-



- To study the electrical behaviour of NMOS device, external bias are applied.
- $V_{SB} = 0$  (Initially)
- If a +ve is applied to the gate, an E-field is established which is directed  $\perp$ ly through oxide.
- This field will induce -ve charges (minority carriers in P-Si) near surface.
- Since, P-Si contain very few  $e^-$ s, the surface charges are the  $e^-$ s obt'd from the source and drain & thus an inversion layer is formed.
- This inversion layer is formed only when certain gate voltage is applied.
- This value of gate voltage at which inversion of Si-SiO<sub>2</sub> surface takes place is known as **threshold voltage  $V_T$** .
- As gate voltage ( $V_{GS}$ )  $\uparrow$ ses beyond  $V_T$ , the charges in inversion layer  $\uparrow$ se and the channel conductivity  $\uparrow$ ses.
- When a +ve potential is applied betn the drain & the source ( $V_{DS}$ ), a current is produced in the channel betn source & drain.
- Thus, we see that the drain current is enhanced by +ve gate voltage & so the device is known as **Enhancement type MOSFET**.




R

• When  $V_{DS}$   $v_{tg}$  is used further keeping  $V_{GS}$  constant ( $V_{GS} > V_T$ ). Three cases occur depending on the value of  $V_{DS}$ .

1. At  $V_{DS} < V_{GS} - V_T$  an increase in  $V_{DS}$  causes the drain current  $I_D$  to increase linearly & the MOSFET behaves as resistance (Linear region)
2. (At  $V_{DS} = V_{GS} - V_T$ , drop across the channel increases in magnitude & hence the  $v_{tg}$  across the oxide at drain side of channel decreases. As the potential difference is lowered, the field across the drain end of the oxide is reduced. So the no. of inversion charges in this region is also reduced and at a point where  $V_{DS} = V_{GS} - V_T$ , the channel is said to be pinched off (devoid of charges at drain end of the channel) This results in a slow increase of  $I_D$  with increase in  $V_{DS}$ .)
3. At  $V_{DS} > V_{GS} - V_T$ ; a further increase in  $V_{DS}$  produces no change in drain current and the current saturation occurs. This is the saturation region of device operation.


**MOSFET Operation:-**

We have seen that MOSFET consists of a MOS capacitor (P-Si gate, SiO<sub>2</sub> as dielectric P-Si); The carriers i.e. electrons in nMOS<sup>+</sup> enter the structure through Source (S) & leave through the drain (D) and are controlled by gate voltage.




→ When a small +ve gate  $v_{tg}$  ( $0 < V_{gs} < V_{th}$ ) is applied; the gated region betn Source & the drain is depleted; i.e. holes get

depleted from Semiconductor surface, & a depletion is formed; i.e. no carriers flow can be observed in the channel. i.e. no channel exist and drain current is zero.



→ Here, when gate  $v_{tg}$   $V_{th}$  is ↑ed to a value  $V_{th}$ , then surface inversion occurs.

This results in formation of a channel betn Source & drain. Again no current flows as drain bias is kept at a zero potential. [At  $V_{gs} = 0$ , thermal equilibrium exists in inverted channel region &  $I_D = 0$ ].



→ As drain bias is ↑ed in small +ve value, current conduction takes place. i.e. if small  $V_{ds} > 0$  is applied, a drain current  $I_D$  proportional to  $V_{gs}$  will flow from the S to D through the conducting channel.

The inversion layer i.e. the channel, forms a continuous current path from the S to the D. This operation mode is called the 'Linear region'.




• Thus, in linear region operation, the channel region acts as a voltage-controlled resistor.

→ See that the  $v_{tg}$  drop in the channel at source-gate side is constant & at gate-drain side has changed due to application of drain bias ( $V_{DS}^{tr}$ )

• This results in the  $\downarrow$  in no of carriers from the channel at gate-drain side & hence the shape of the channel & the depletion region also gets changed.


• Note that as the drain voltage is  $\uparrow$ sed, the inversion layer charge & the channel depth at Drain-end start to  $\downarrow$ se.

HARDEE SINGH



• Keeping gate  $v_{tg}$  constant, when  $V_{DS} = V_{DSsat}$ ; the inversion charge at the drain  $v_i$  is reduced to zero, which is called pinch-off point.

At this point, the nMOSFET is said to be operating at the edge of saturation.



• Beyond the pinch-off pt; for  $V_{DS} > V_{osat}$ ; the channel near the drain vanishes & a depletion region is formed and it grows towards the source with  $\uparrow$ ing drain voltages.

This operation mode of nMOSFET is called 'saturation region', or saturation mode as further  $\uparrow$ se in drain voltage does not  $\uparrow$ se the  $I_D$  &  $I_D$  is said to saturate.

→ For a MOSFET, operating in saturation region, effective channel length is reduced as the inversion layer near drain vanishes, while channel-end voltage remains essentially constant i.e.  $V_{osat}$ .



Note that the pinched-off (depleted) section of the channel absorbs most of the excess  $v_{tg}$  drop ( $V_{DS} - V_{DSsat}$ ) & a high-field region forms betn channel-end & drain boundary. Thus, no channel exists in this region (betn channel end & drain) (the  $e^-$ s entering the shortened channel from the source are steered by this high electric field into the drain & drain current  $I_{DS}$  is not very slowly).

Also, the  $e^-$ s arriving from the source to the channel-end are injected into drain-depletion region & are accelerated towards the drain in this high electric field.

INDERJIT SINGH

⇒ Working Analysis and Characteristics of N-MOS E-T :-

↳ N-MOS TR biasing




- To study electrical behaviour of nmos, external bias are applied
- Source & substrate are at gnd potential.



Case (1):-

If  $V_{GS} < V_{TO}$  &  $V_{DS} \geq 0$ .



Application of +ve gate  $v_{tg}$  will create a depletion layer beneath the gate. Since there is no conducting path bet<sup>n</sup> Drain & source,  $I_D = 0$

- The device is said to be in cut-off state.
- $I_D = 0$  because potential barrier due to depl<sup>n</sup> charge density  $Q_{D0}$  /  $\text{cm}^2$  prevents the free  $e^-$  from entering into the depletion layer.

(To reduce no. of steps, several approximat<sup>ns</sup> made to simplify the problem)

Gradual Channel Approximation (GCA):

GCA is used for establishing or to calculate the C-V characteristics of MOSFET.

Note, GCA has its limitations, esp for small-geometry MOSFETs.

Case (2):-


If  $V_{GS} \geq V_{TO}$

;  $0 \leq V_{DS} \leq V_{GS} - V_{TO}$

nMOS T<sup>r</sup> operating in

Linear region.

Consider the cross-sectional view of n-channel MOSFET or nMOS operating in Linear mode. Here, Source & substrate terminals are grounded. i.e.  $V_{SB} = 0$ .



### NMOS $T^{\circ}$ operating in linear region.

- ∴ If  $V_{GS} \geq V_{T0}$ , an N-channel is induced betn drain & source due to surface inversion. ∴ there exists a conducting part betn Drain & source.
- If  $V_{DS} = 0$ ,  $I_D = 0$ , due to thermal equilibrium.
- If  $V_{DS} \uparrow$ ses,  $I_D \uparrow$ ses linearly with  $V_{DS}$ .
- If  $V_{GS} \uparrow$ ses, N channel conductivity  $\uparrow$ ses & hence  $I_D \uparrow$ ses. Therefore, in this region  $I_D$  is a function of external parameters  $V_{DS}$  &  $V_{GS}$ .
- $V_{GS} > V_{T0}$  since to create a conducting inversion layer betn source & drain, i.e.  $I_D = f(V_{GS}, V_{DS})$   
This is linear region of device

⇒ Shape of N-channel:

From diag<sup>m</sup>,

$$V_{GD} = V_{GS} - V_{DS}$$


If  $V_{DS} \uparrow$ ses,  $V_{GD} \downarrow$ ses.

Hence, there is a tapering of N-channel towards Drain-side.

Note:- Surface potential at D-side is less than surface potential S-side, thus N-channel thickness is a funct<sup>n</sup> of surface potential.



Here,  $x$ -direction  $\perp$  to surface,  $y$ -direction  $\parallel$  to surface.  
Channel vty w.r.t source  $-V_c(y)$ .



Simplified Geometry of Surface Inversion layer (channel) (channel region)

- The channel voltage w.r.t source is  $V_c(y)$
- Now assume that the threshold voltage  $V_{T0}$  is constant along entire channel region betn  $y=0$  &  $y=L$ .
- { In reality,  $V_{T0}$  changes along the channel since channel vty is not constant }

Let  $L$  - channel length  
 $w$  - channel width.

Boundary cond<sup>ns</sup> for channel voltage  $V_c$  are

$$\begin{aligned} V_c(y=0) &= 0 \\ V_c(y=L) &= V_{DS} \end{aligned}$$

It is also assumed that entire channel region betn S & D is inverted i.e.,

$$\begin{aligned} V_{GS} &\geq V_{T0} \\ V_{GD} &= V_{GS} - V_{DS} \geq V_{T0} \end{aligned}$$

→ The channel current (drain current)  $I_D$  is due to  $e^-$ s in channel region travelling from source to drain.

$$R = \frac{L}{\sigma A}$$

Let  $Q_I(y)$  be the total mobile  $e^-$  charge in the surface inversion layer.

This charge can be expressed as a fn of  $V_{GS}$  & of channel vtg  $V_c(y)$  as follows:-

$$Q_I(y) = -C_{ox} \left[ \underbrace{(V_{GS} - V_{TO})}_{\substack{\downarrow \\ \text{due to excess} \\ \text{gate vtg.}}} - V_c(y) \right] \quad \text{C/cm}^2 \quad \rightarrow \textcircled{A}$$

Consider an elementary resistance  $dR$  having length  $dy$  as shown in channel region.

Assuming that all mobile  $e^-$ s in the inversion layer have a const surface mobility  $\mu_n$ ; the incremental resistance is

By defn,

$$dR = \frac{dy}{\sigma \cdot dA}$$

$$dR = \frac{dy}{w \cdot \mu_n \cdot Q_I(y)} \quad \text{--- } \textcircled{1}$$

where,  $\mu_n = e^-$  mobility  $\text{cm}^2/\text{V-sec}$ .  
(680  $\text{cm}^2/\text{V-sec}$ )

$\rightarrow$  ( $e^-$  mobility is function of geometry of device)

Here,  $I_D$  flows betn S & D region in  $y$ -direction.

Thus,  $I_D$  causes a p.d across  $dR$ .

$$\therefore dV_c(y) = I_D \cdot dR$$



$$dV_c(y) = - \frac{I_D dy}{W \mu_n C_{ox} (V_{GS} - V_{TO} - V_c(y))} \quad \text{From (1)}$$

$$I_D dy = -W \mu_n C_{ox} (V_{GS} - V_{TO} - V_c(y)) dV_c(y)$$

$$I_D dy = -W \mu_n C_{ox} [(V_{GS} - V_{TO}) - V_c(y)] dV_c(y)$$

From (A)

Integrate over the limits  $y=0$  to  $y=L$

$$\int_0^L I_D dy = W \mu_n C_{ox} \int_0^{V_{DS}} [(V_{GS} - V_{TO}) - V_c(y)] dV_c(y)$$

$$I_D \cdot L = W \mu_n C_{ox} \left[ (V_{GS} - V_{TO}) V_{DS} - \frac{V_{DS}^2}{2} \right]$$

$$I_D = \mu_n C_{ox} \left( \frac{W}{L} \right) \left[ (V_{GS} - V_{TO}) V_{DS} - \frac{V_{DS}^2}{2} \right]$$

$$I_D = K_n \left[ (V_{GS} - V_{TO}) V_{DS} - \frac{V_{DS}^2}{2} \right]$$

$$\rightarrow \text{let } K_n' = \mu_n C_{ox} \quad (A/v^2)$$

$\rightarrow$  process transconductance parameter

$$\& \mu_n C_{ox} \left( \frac{W}{L} \right) = K_n' \left( \frac{W}{L} \right) = K_n \quad \text{Device gain}$$

$$\therefore I_D = K_n \left[ (V_{GS} - V_{TO}) V_{DS} - \frac{V_{DS}^2}{2} \right]$$

$$\therefore I_{D, \text{Linear}} = \frac{K_n}{2} \left[ 2(V_{GS} - V_{TO}) V_{DS} - V_{DS}^2 \right]$$

$\rightarrow$  Valid only for Linear region

$$\text{Thus, } I_D = f(V_{GS}, V_{DS})$$

$\rightarrow$  The ratio  $\left( \frac{W}{L} \right)$  is one of most imp design parameters in MOS digital ckt design & is called as Aspect Ratio.

$$I_{D, \text{Linear}} = \frac{k_n}{2} [2(V_{GS} - V_{TO})V_{DS} - V_{DS}^2] \rightarrow \text{eqn}$$

$$k_n = k_n' \left( \frac{W}{L} \right) \rightarrow \text{Device gain}$$

$$\downarrow$$

$$\mu_n C_{ox}$$

Practical use of eqn:-

\* Tabulate

Let  $k_n = 100 \mu A/v^2$   
 $V_{TO} = 1V$

$V_{GS} = 3V$		$V_{GS} = 4V$		$V_{GS} = 5V$	
$V_{DS}$	$I_D$	$V_{DS}$	$I_D$	$V_{DS}$	$I_D$
0	0	0	0	0	0
1	1	1	1	1	1
2	4	2	4	2	4
3	9	3	9	3	9

Plot graph of  $I_D$  Vs  $V_{DS}$

