

MID-TERM TEST II

Subject: Electronic Devices

SE Sem III

Date: 17/10/2015

Marks: 20

Q1. is compulsory

Attempt any two questions from remaining.

Time: 1 hour

- Q1
- i) Draw small signal equivalent ckt for a JFET (1m)
  - ii) Draw EBD of MOSCAP with ptype body under positive gate voltage (1m)
  - iii) Draw EBD for a metal-otype semiconductor ( $\phi_m < \phi_s$ ) in thermal equilibrium and forward bias case. (2m)
  - iv) Draw ideal low-frequency and high-frequency C-V curve for a MOSCAP with a ptype substrate (2m)
  - v) What are the types of MOSFETs? Explain? (2m)
  - vi) Draw EBD for an n-Ge (narrow bandgap) and P-GaAs (wide-bandgap) heterojunction in thermal equilibrium? (2m)

OR

- Q1
- a) Calculate threshold voltage  $V_{T0}$  for a Poly Si gate N-channel MOSFET. (5m)  
Given: Substrate doping is  $10^{16}/\text{cm}^3$ , poly Si gate doping is  $2 \times 10^{20}/\text{cm}^3$ , gate oxide thickness is  $500 \text{ \AA}$  and no. of fixed oxide charges are  $4 \times 10^{10}/\text{cm}^2$
  - b) Explain the working of N-channel JFET with the help of circuit diagram and its I-V characteristics. (5m)

P.T.O

Q2. Consider a contact between tungsten and n-type Si doped to  $N_d = 10^{16} \text{ cm}^{-3}$  at  $T = 300 \text{ K}$ . (5m)

Find a) Schottky barrier height b) built-in potential barrier c) Max E-field for Zero-applied bias

Given: Metal work function for tungsten is  $4.55 \text{ V}$   
Electron affinity is  $4.01 \text{ V}$ ,  $N_c = 2.8 \times 10^{19} \text{ cm}^{-3}$

Q3. Draw EBD of a MOSCAP in thermal-equilibrium for a p-type Si substrate. (5m)

i) How much voltage do we need to apply to make the bands flat.

ii) If a v. high -ve gate vtg is externally applied to this MOSCAP, which condition is achieved

iii) Draw EBD for case(ii).

Q4. Explain the terms straddling, staggered and broken-gap w.r.t heterojunctions. Hence, explain concept of "2DEG" w.r.t ideal EBD of an nN GaAs-AlGaAs heterojunction in thermal equilibrium. (5m)

Q5. Draw EBD of a metal-n-type semiconductor junction for  $\phi_m > \phi_s$ . (5m)

a) before contact

b) after contact (in thermal equilibrium)

c) in forward bias

d) in reverse bias

Hence, justify in short why this contact is called a "rectifying contact or junction"


65

— x —


Pg 1

"ED TTR Solutions"

Q1 (i) Small-signal equivalent ckt of JFET




OR



(1M)



(1M)

(iv)






(v)


Metal-n-type SC ( $\phi_m < \phi_s$ )




ii) EBD of MOSCAP under the gate  $v_g$  (can be depletion or inversion)  $\rightarrow$  both are correct!



Q1.v) Types of MOSFETs



Q1.vi) EBD for an n-Ge and P-GaAs heterojunction in thermal equilibrium:



2.b) EBD of an np heterojunction in thermal equilibrium

OR

Q1. a)  $N_A = 10^{16}/\text{cm}^3$ ,  $N_D = 2 \times 10^{20}/\text{cm}^3$ ,  $t_{ox} = 500 \text{ \AA}$ ,  $N_{ox} = 4 \times 10^{20}/\text{cm}^2$   
 $V_{TO} = ?$   $N_{SS} = 0$  (assume)  $\therefore Q_{SS} = 0$

$$V_{TO} = \phi_{BC} - 2\phi_{F_{new}} - \frac{Q_{BO}}{C_{ox}} - \frac{Q_{ox}}{C_{ox}} - \frac{Q_{SS}}{C_{ox}} \quad (1m)$$

$$\rightarrow \phi_{BC} = \phi_{F_{new}} - \phi_{gate}$$

$$\phi_{F_{new}} = \phi_{FP} = \frac{kT}{q} \ln \left[ \frac{n_i}{n_A} \right] = -0.35 \text{ V}, \quad \phi_{F(gate)} = \phi_{FV} = \frac{kT}{q} \ln \left[ \frac{N_D}{n_i} \right] = 0.6 \text{ V}$$

$$Q_{BO} = -\sqrt{2q \epsilon_s N_A (2\phi_{F_{new}})} = -48.17 \times 10^{-3} \text{ C/cm}^2 \quad (1m)$$

$$\therefore \phi_{BC} = -0.35 - 0.6 = -0.95 \text{ V} \quad (1m)$$

Pg 2

$$Q_{ox} = q N_{ox} = 1.6 \times 10^{-19} \times 4 \times 10^{10} = 6.4 \times 10^{-9} \text{ C/cm}^2 \text{ (1/2 m)}$$

$$Q_{ss} = 0$$

$$C_{ox} = \frac{\epsilon_{ox}}{t_{ox}} = 70.3 \times 10^{-9} \text{ F/cm}^2 \text{ (1/2 m)}$$


$$V_{T0} = \phi_{GC} - 2\phi_F - \frac{Q_{BO}}{C_{ox}} - \frac{Q_{ox}}{C_{ox}}$$

$$= -0.95 - 2(-0.35) - \left( \frac{-48.17}{70.3} \right) - \frac{6.4}{70.3}$$

$$V_{T0} = 0.344 \text{ Volts (1 m)}$$


Q1. b) N-channel JFET working :- (5 m)

### N Channel JFET Working



The basic construction of n-channel FET is as shown in figure

1.  $V_{GS} = 0V, V_{DS}$  - Some +ve Value:-



As shown in the figure the gate is directly connected to source to achieve  $V_{GS} = 0V$ , this is similar to no bias condition. The instant the voltage  $V_{DD}(=V_{DS})$  is applied, the  $e^-$  will be drawn to the drain terminal, causing  $I_D$  &  $I_S$  to flow (i.e.  $I_D = I_S$ ). Under this condition the flow of charge is limited solely by Resistance of the n channel between drain & source.

It is important to note that the depletion region is wider at the top of both p type of material. Since the upper terminal is more R.B. than the lower terminal (source - S).

As voltage  $V_{DS}$  is increased from 0 to few volts, the current will increase as determined by ohm's law. If still  $V_{DS}$  is increased & approaches a level referred to as  $V_p$ , the depletion region will widen, causing a noticeable reduction in channel width. The reduced path of conduction causes the resistance to increase. The more the horizontal curve, the higher the resistance.

If  $V_{DS}$  is increased to a level where it appears that the two depletion regions would touch each other, the condition referred to as 'pinch-off' will result. The level of  $V_{DS}$  that establishes this condition is called as 'pinch-off voltage' ( $V_p$ ). At  $V_p$ ,  $I_D$  should be zero, but practically a small channel still exists & very high density current still flows through the channel.


As  $V_{DS}$  is increased beyond  $V_p$  the saturation current will flow through the channel ( $I_{DSS}$ ).

$I_{DSS}$  – Drain to source current with short-circuit connection from source to Gate.

## 2. $V_{GS} < 0V$ :-

If a -ve bias is applied between gate and source, the effect of the applied -ve bias  $V_{GS}$  is to establish a depletion region similar to those obtained with  $V_{GS} = 0V$  but at a lower level of  $V_{DS}$ .

As  $V_{GS}$  will become more & more -ve biased, the depletion layer pinch-off occurs at a less & less value of  $V_{DS}$ . Eventually, when  $V_{GS} = -V_p$ , it will be sufficiently -ve to establish a saturation level, i.e. essentially 0 mA & for all practical purposes the device has been 'turned OFF.'



The region to the right of the pinch-off locus is typically employed in linear amplifiers (Amplifier with min. distortion at applied signal) is commonly referred to as the constant current, saturation or linear amplification region.

Q2. Given: Tungsten-n-type Si<sup>+</sup> contact

$N_d = 10^{18} \text{ cm}^{-3}$ ,  $\phi_m = 4.55 \text{ V}$ ,  $\chi = 4.01 \text{ V}$   
 $N_c = 2.8 \times 10^{19} \text{ cm}^{-3}$

→ a) Schottky Barrier hty: ( $\phi_{B0}$ )

$\phi_{B0} = \phi_m - \chi = 4.55 - 4.01 = 0.54 \text{ V} \quad (1m)$

b) Built-in potential barrier ( $V_{bi}$ )

$\phi_n = \frac{kT}{q} \ln\left(\frac{N_c}{N_d}\right) = 0.206 \text{ V} \quad (1m)$


$V_{bi} = \phi_{B0} - \phi_n = 0.33 \text{ V} \quad (1m)$

c) Max E-field:

$x_n = W = \left[ \frac{2\epsilon_s V_{bi}}{q N_d} \right]^{1/2} = 0.207 \times 10^{-4} \text{ cm} \quad (1m)$


$|F_{max}| = \frac{q N_d x_n}{\epsilon_s} = 3.2 \times 10^4 \text{ v/cm} \quad (1m)$

Q3. EBD of a MOSCAP in thermal-equilibrium (p-type substrate) (2m)



i) We need to apply flat band voltage  $V_{FB} = \phi_{GC} - \frac{Q_{ox}}{C_{ox}}$  (1m)  
 to make bands flat.


ii) Accumulation cond<sup>n</sup> is achieved. (1m)



Q4. Straddling

Staggered

Broken gap



"2DEG" concept w.r.t EBD of nN GaAs-AlGaAs

a) EBD of an nN GaAs-AlGaAs heterojunction in thermal equilibrium is shown in fig 5.a)




fig 5.a)

To explain an interesting property of an isotype hetero-junction, we will assume that GaAs is lightly doped, whereas AlGaAs is moderately to heavily doped.

To achieve thermal equilibrium, electron flow from the wide-band-gap material into the low-band gap GaAs.

This leads to the formation of an accumulation layer.

of electrons in the potential well adjacent to the interface.

- Thus the discontinuity in the conduction band (C.B) allows electrons to spill over from the ALGaAs into the GaAs, where they become trapped in the potential well.

- These electrons are confined in a narrow potential well in the GaAs conduction band.

- Electrons contained in this potential well follow the basic quantum mechanical principle that their energies are quantized.

ie If this potential well is sufficiently thin (fig 5b), discrete states (such as  $E_1$  &  $E_2$ ) are formed.


- Thus, electron energy levels are "quantized" in a direction  $\perp$  to the interface, whereas the electrons are free to move in the other two spatial directions.

- Such a behavior of electrons is referred to as "two-dimensional electron gas" or "2DEG".


INDERJIT SINGH

Q5. EBD of Metal-n-type Si<sup>+</sup> contact for  $\phi_m > \phi_s$


a) before contact




b) after contact



c) in forward bias




d) in reverse bias



Justification: (1m)

- In Forward-bias, barrier seen by  $e^-$  in SC is reduced, so maj. carrier  $e^-$  flow more easily from SC into the metal.
- In R.B, reverse current is v. small, as barrier is large.



∴ Schottky barrier contact acts like a rectifying contact