


02/10/15 GaAs MESFET Characteristics & Operation 01

- Up to now, in ED course we have been discussing Si based devices (Bipolar based as well MOS based)

Property	GaAs	Si
1) Bandgap	<p>1.42 eV direct</p> <p>disadv: difficult to make ohmic contacts (can be overcome th^r improved technology)</p> <p>CB minima & VB maxima are both at the same momentum, so one can use it for opto-electronic devices</p>	<p>1.1 eV indirect</p> <p>↳ cannot be used for opto-electronic devices</p> <p>higher bandgap means it can be used at higher temp^r. Adv: GaAs</p>
2) Low-field mobility of electrons	<p>5000 cm²/V-sec for $N_d = 10^{17}/\text{cm}^3$</p> <p>8000 cm²/V-sec for undoped GaAs</p> <p>Adv: utilized to make very fast logic ckt.</p> <p>Now we have device like HEMT using GaAs, where the e^s actually flow in the undoped part of GaAs giving rise to such high mobilities.</p>	<p>800 cm²/V-sec for $N_d = 10^{17}/\text{cm}^3$</p> <p>Nowadays, a lot of opto-electronic IC's are being fabricated, where u have both the IC/slg processing ckt^y as well as the sensor/optics in the same chip. For that purpose, GaAs will obviously be advantageous.</p>
3) Saturat ⁿ velocity v_s	<p>10^7 cm/sec</p> <p>↳ achieved at lower E_{field} - means lower v_{gs} applied across device ⇒ means devices can be operated at lower v_{gs} ⇒ means u require less power</p>	<p>10^7 cm/sec</p> <p>low-field mobilities for GaAs are higher than Si (th^r fig(a))</p>



- In Si MOSFET device, the e^- s only close to D' end may be travelling at saturation velocity. 02
- In GaAs FET, the carriers in major part of the channel will be travelling at saturation velocity in GaAs devices.

Properties	GaAs	Si
4) Peak velocity	$\sim 2 \times 10^7$ cm/sec <i>↳ can also be utilized if used properly to make high speed devices</i>	—
5) Low-field hole mobility	~ 50 cm ² /V-sec "Poor" for $N_d = 10^{17}/\text{cm}^3$ <i>Disadv: GaAs cannot be used to make complementary devices like CMOS in Si</i>	~ 300 cm ² /V-sec for $N_d = 10^{17}/\text{cm}^3$
6) Substrate Resistivity	10^6 to 10^8 Ω/cm <i>↳ GaAs device can be made on undoped GaAs sample. ↳ Not only that, resistivity of sample can be high.</i> <i>↳ Most GaAs devices are made on substrate called "semi-insulating" substrates.</i> <i>Adv: It can be used to isolate individual devices, not only that, since they are made on high ρ substrate, the parasitic capacitance from the device to the substrate is v. low.</i>	Low

" If we have n-channel device, where carriers are electron's distinct advantage over Si. in terms of speed & this can be utilized to realize devices of higher speed.

↳ bcoz of this reduced in parasitic capacitance, the device can be operated at higher frequencies

Properties

7) Surface States density

↓
They are the unsaturated "dangling bonds" on the surface of the material. and below of that what u have is → when u make a device, of these gives rise to some "surface charges".

These "surface charges" play a role in device operatⁿ.

8) Native oxide

→ In a MOSFET we require an "oxide" structure, require a "native oxide". Now Geats Native oxide is very unstable → It cannot be used for any practical devices

Geats

Disadv.
 $\sim 10^{12} / (\text{cm}^2 \text{eV})$

Effect of surface states is that in Geats, →

1) It is difficult to make ohmic contacts (becoz they result in "Fermi-level pinning" i.e. Fermi-level is pinned at one particular level at the surface when u make a metal contact.

(But can make ohmic contact's on a highly doped Geats substrate) eg Gate ohmic contact.

2) Below of this "Fermi-level pinning" one cannot really have "inversion layers" in Geats substrate, like u have in a MOSFET (Si devices), so it is much difficult to make a MOSFET on Geats, becuz it v. difficult to "invert" the surface.

So u cannot have this Enhancement type MOSFET devices in Geats, as you have in Si.

→ Unstable

Disadv.

Si

03

$\sim 10^{10} / (\text{cm}^2 \text{eV})$

So, below of these two problems (ie large no of surface states & native oxide problem), we cannot have "type of MOSFET" type of devices in Geats.

Stable (thermally grown oxides used in Si devices) eg MOSFET in Si devices

- Since, MOSFET cannot be made in GaAs, \rightarrow
 typed devices
 \rightarrow So, devices which is used in GaAs for integrated ckt (IC) is the "MESFET" & not the MOSFET.

04

- In MESFET, \rightarrow It's a "Field-effect transistor"!
 but we do not have a "MOS" structure, as in a MOSFET,
 but we have a "metal-semiconductor junction".


Now, let's discuss this particular device "MESFET" we look at the different properties of this device and then we shall see how this device's can be used to make integrated ckt.

- MESFET made use of GaAs

Let see how a MESFET, actually looks like.

\rightarrow Two ways in which a MESFET can be made.

- 1st case: 1st structure
- a) We start with semi-insulating GaAs
 - b) Then, shallow n⁻ type implant is made (lightly doped n⁻)
 - c) Then, we make heavy dope implants (n⁺) \rightarrow This is to make the ohmic contacts.




- In MESFET, unlike MOSFET we have a Metal-semiconductor structure, so M-S structure forms a Junction. (Similar to a JFET).

\rightarrow This M-S JN which will CONTROL the flow of \rightarrow
 (current from the S' to the D'
 carriers)
 e⁻


2nd Structure: MESFET: → made on epitaxial wafer (here we do not have to carry out the implantations) 05

1. Start with S.I. GaAs
2. on which a lightly doped n GaAs is made
3. On top, which we have heavily doped n GaAs
4. Now recess etching is done, on the surface to make 'S' & 'D'.



Now let us see how the device operates. (MESFET)

"MESFET operation:-"



Now this M-S Jⁿ behaves almost like a (p-n Jⁿ) or (a p⁺-n Jⁿ) so there will be a "built-in potential" V_{bi} and because of this built-in potential → there is going to a depletion layer (here)

Now say width of deplⁿ layer is 'w'.

→ Now, w can be related to V_{bi} (by solving poisson's eqn):

$$\text{So, } V_{bi} = \frac{q N w^2}{2\epsilon}$$

$$\text{or } w = \sqrt{\frac{2\epsilon_s V_{bi}}{q N}}$$

where, N is the doping concⁿ
 ϵ → permittivity

Refer (l.c) figure (for this page's explanation)

• If 't' is the thickness of (n-) layer in fig (l.c)

→ Now, if $t > w$ → that means, there is still a part of the channel which is "undepleted"
↳ For this case, we call it, a "Normally"-ON device or "Depletion-mode" MESFET device
↳ Not-fully depleted channel & that means if you now apply v_{tg} "V_{DS}" → a current (e⁻s) can flow betⁿ S & D (there is a channel existing for current to flow)

→ On the other hand, if $t < w$ → which means, that deplⁿ width 'w' due to built-in potential is much larger than the thickness 't' of the channel, then at zero bias, the deplⁿ width is completely going to cover the channel, so there is no way e⁻s (current) can flow betⁿ the S & D.
↳ For this case, we call it, a "Normally"-OFF device or "Enhancement-mode" device

↳ For these device, like MOSFET, we define "Threshold voltage" V_T
V_T → is that V_{gs} v_{tg} such that conduct just begins
ie V_{gs} > V_T → conduct
V_{gs} < V_T → no conduct?
↳ "Forward bias gate (apply the gate v_{tg} so that deplⁿ width is just enough to cover channel's thickness) region"
↳ gate to -source at which deplⁿ width just cover the channel region of thickness (t)

• Related to MESFET, we also define "Pinch-off v_{tg} " or V_{po} which is the v_{tg} across the deplⁿ region just sufficient to cover the thickness of the channel region 't'.

$$V_{po} = \frac{qNt^2}{2\epsilon}$$

Now, Threshold v_{tg} (V_T) of this device is given by,

$$V_T = V_{bi} - V_{po}$$

ie extra- v_{tg} is reqd to pinch-off the whole channel.


• For enhancement type device (MESFET), " $t < W$ " → the doping concⁿ 'N' shld be small. For same V_{bi} , if 'N' is same, 'W' will be large. (So, either we can make t small or W large by making 'N' small).

$$W = \sqrt{\frac{2\epsilon_s V_{bi}}{qN}}$$

So We want to make a deplⁿ-mode MESFET, we have 't' large or 'N' large (doping concⁿ).

→ Normally, it is easier to fabricate depleⁿ mode devices than enhancement-mode device (becoz u require much greater control in making E-mode MESFETS) in fabricatⁿ process.

• MESFET's I-V characteristics:-



→ Suppose, we have a D-mode device, where V_T is -ve and at ~~zero bias~~ ^{a particular bias} the channel already ^{depletion} exist, (Refer fig(1.0)).
 SO current can flow,


Now, if we apply V_{DS} , I can flow thr the channel.

$$I = Aqnv \rightarrow \text{velocity} = AqNv$$

↳ concⁿ of carrier $\approx N$ ↳ doping conⁿ

So, this basically behaves like a "resistance", & we apply a D-S vtg V_{DS} , at a particular V_{GS} → then as we \uparrow V_{DS} , I_D is going to rise linearly.
initially.

• But as we are \uparrow ing V_{DS} , the D-end vtg is \uparrow ing → which means (it will R.B.M.S \uparrow , so the ^{of channel} depⁿ width is going to keep widening at the D-end.



• Now, since there widening of Deplⁿ width at D' end \rightarrow it means that

$$I = AqNv$$

cross-sectional area of

current flow reduces. \Rightarrow (If we must have a constant current flowing through the channel)

\rightarrow If A reduces, velocity v has to keep rising (This happens becoz Electric field at D' end keeps rising)

• But, we know that if we keep on the velocity (v) it will reach saturation (Refer pg 1, fig (a))

Note: (E field is not constant through the channel)

• So, what happens is initially as we keep on rising V_{gs} , becoz of the reduction in 'A', current I_D does not rise linearly (but sub-linearly) & finally when velocity of (e's) v_D reaches saturation \rightarrow current I_D also saturates. (part (c) in fig d)

(but slightly rise)

\rightarrow Now, if we take a higher gate v_{tg} , (the V_{gs}) current I_D is going to rise more becoz (part (b))

(similar to CLM in MOSFET)

(For a higher V_{gs} v_{tg} , the Deplⁿ width in the channel is going to be less, \Rightarrow the initial cross-section of 'A' of current flow is going to be more)

(since here in MESFET also effective channel length reduces)

\rightarrow Refer fig (d), the Nature of I-V character of MESFET is valid for both Enhancement & Deplⁿ-mode devices.

{ eg if we have a D-mode MESFET, it means that the current flow I_D will exist if when $V_{gs} < 0$ }

Quite similar to that of MOSFET