


02/10/15 GaAs MESFET Characteristics & Operation 01

- Up to now, in ED course we have been discussing Si based devices (Bipolar based as well MOS based)

Property	GaAs	Si
1) Bandgap	<p><b>1.42 eV</b> direct</p> <p>disadv: ↓ difficult to make ohmic contacts (can be overcome thr improved technology)</p> <p>CB minima &amp; VB maxima are both at the same momentum, so one can use it for opto-electronic devices</p>	<p><b>1.1 eV</b> indirect</p> <p>↳ cannot be used for opto-electronic devices</p> <p>higher bandgap means it can be used at higher temp. Adv: GaAs</p>
2) Low-field mobility of electrons	<p>5000 cm<sup>2</sup>/V-sec for <math>N_d = 10^{17}/\text{cm}^3</math></p> <p>8000 cm<sup>2</sup>/V-sec for undoped GaAs</p> <p>Adv: utilized to make very fast logic CRT.</p> <p>Now we have device like HEMT using GaAs, where the e<sup>-</sup>s actually flow in the undoped part of GaAs giving rise to such high mobilities.</p>	<p>800 cm<sup>2</sup>/V-sec for <math>N_d = 10^{17}/\text{cm}^3</math></p> <p>Nowadays, a lot of opto-electronic IC's are being fabricated, where u have both the IC/sig processing ckt as well as the sensor/optics in the same chip. For that purpose, GaAs will obviously be advantageous.</p>
3) Saturat <sup>n</sup> velocity $v_s$	<p><math>10^7</math> cm/sec</p> <p>↳ achieved at lower <math>E_{field}</math> - means lower <math>v_{tgs}</math> applied across device ⇒ means devices can be operated at lower <math>v_{tgs}</math> ⇒ means u require less power</p>	<p><math>10^7</math> cm/sec</p> <p>low-field mobilities for GaAs are higher than Si (thk) fig(a)</p>



# GaAs MESFET basics

- In Si MOSFET device, the  $e^-$ s only close to  $D'$  end may be travelling at saturation velocity.
- In GaAs FET, the carriers in major part of the channel will be travelling at saturation velocity in GaAs devices.

Properties	GaAs	Si
4) Peak velocity	$\sim 2 \times 10^7$ cm/sec <i>↳ can also be utilized if used properly to make high speed devices</i>	—
5) Low-field hole mobility	$\sim 50$ cm <sup>2</sup> /V-sec "Poor" for $N_d = 10^{17}/\text{cm}^3$ <i>Disadv: GaAs cannot be used to make complementary devices like CMOS in Si</i>	$\sim 300$ cm <sup>2</sup> /V-sec for $N_d = 10^{17}/\text{cm}^3$
6) Substrate Resistivity	$10^6$ to $10^8$ $\Omega/\text{cm}$ <i>↳ GaAs device can be made on undoped GaAs sample. Not only that, resistivity of sample can be high.</i> <i>↳ Most GaAs devices are made on substrate called "semi-insulating" substrates.</i> <i>Adv: It can be used to isolate individual devices, not only that, since they are made on high <math>\rho</math> substrate, the parasitic capacitance from the device to the substrate is v. low.</i>	Low

" If we have n-channel device, where carriers are electron's, GaAs has a distinct advantage over Si. in terms of speed & this can be utilized to realize devices of higher speed.

*↳ bcoz of this reduced in parasitic capacitance, the device can be operated at higher frequencies*

# GaAs MESFET basics

Properties	GaAs	Si
<p>7) Surface States density</p> <p>↓</p> <p>They are the unsaturated "dangling bonds" on the surface of the material. and below of that what u have is → when u make a device, of these gives rise to some "surface charges".</p> <p>These "surface charges" play a role in device operat<sup>n</sup>.</p>	<p><math>\sim 10^{12} / (\text{cm}^2 \text{eV})</math></p> <p>Disadv.</p> <p>Effect of surface states is that in GaAs, →</p> <ol style="list-style-type: none"> <li>1) It is difficult to make ohmic contacts (becoz they result in "Fermi-level pinning" i.e. Fermi-level is pinned at one particular level at the surface when u make a metal contact. (But can make ohmic contact's on a highly doped GaAs substrate) eg Gate ohmic contact.</li> <li>2) Below of this "Fermi-level pinning" one cannot really have "inversion layers" in GaAs substrate, like u have in a MOSFET (Si devices), so it is much difficult to make a MOSFET on GaAs, becoz it is difficult to "invert" the surface.</li> </ol> <p>So u cannot have this Enhancement type MOSFET devices in GaAs, as you have in Si.</p> <p>→ Unstable</p>	<p><math>\sim 10^{10} / (\text{cm}^2 \text{eV})</math></p> <p>So, below of these two problems (ie large no of surface states &amp; native oxide problem), we cannot have "MOSFET" type of devices in GaAs.</p>
<p>8) Native oxide</p> <p>→ In a MOSFET we require a "native oxide" very unstable</p>	<p>Disadv:</p> <p>we require an "oxide" structure, require Now GaAs Native oxide is very unstable → It cannot be used for any practical devices</p>	<p>Stable (thermally grown oxides used in Si devices) eg MOSFET in Si devices</p>

# GaAs MESFET basics

- Since, MOSFET cannot be made in GaAs,  $\rightarrow$  04  
 $\rightarrow$  So, devices which is used in GaAs for integrated ckt (IC) is the "MESFET" & not the MOSFET.  
 "It's a Field-effect transistor"!

• In MESFET, we do not have a "MOS" structure, as in a MOSFET, but we have a "metal-semiconductor junction".


Now, let's discuss this particular device "MESFET" we look at the different properties of this device and then we shall see how this device's can be used to make integrated ckt.

• MESFET made use of GaAs

Let see how a MESFET, actually looks like.

$\rightarrow$  Two ways in which a MESFET can be made.

- 1st case: 1st structure
- a) We start with semi-insulating GaAs
  - b) Then, shallow n<sup>-</sup> type implant is made (lightly doped n<sup>-</sup>)
  - c) Then, we make heavy dope implants (n<sup>+</sup>)  $\rightarrow$  This is to make the ohmic contacts.




• In MESFET, unlike MOSFET we have a Metal-semiconductor structure, so M-S structure forms a Junction. (Similar to a JFET).

$\rightarrow$  This M-S JN which will CONTROL the flow of  $\rightarrow$  current from the 'S' to the 'D' (carriers e<sup>-</sup>)

# GaAs MESFET basics

2nd Structure: MESFET: → made on epitaxial wafer (here we do not have to carry out the implants) 05  
 Structure

1. Start with S.I. GaAs
2. on which a lightly doped n GaAs is made
3. On top, which we have heavily doped n GaAs
4. Now recess etching is done, on the surface to make 'S' & 'D'.



Now let us see how the device operates. (MESFET)

→ "MESFET operation:-"

• Now this M-S J<sup>n</sup> behaves almost like a (p-n J<sup>n</sup>) or (a p<sup>+</sup>-n J<sup>n</sup>) so there will be a "built-in potential"  $V_{bi}$  and because of this built-in potential → there is going to a depletion layer (here)


• Now say width of depl<sup>n</sup> layer is 'w'.

→ Now, w can be related to  $V_{bi}$  (by solving poisson's eqn):

$$\text{So, } V_{bi} = \frac{q N w^2}{2 \epsilon}$$

$$\text{or } w = \sqrt{\frac{2 \epsilon_s V_{bi}}{q N}}$$

where, N is the doping conc<sup>n</sup>  
 $\epsilon$  → permittivity



Refer (1.c) figure (for this page's explanation)

06

• If  $t'$  is the thickness of  $(n^-)$  layer in fig (1.c)

→ Now, if  $t' > w'$  → that means, there is still a part of the channel which is "undepleted"  
 ↳ For this case, We call it, a "Normally"-ON device or "Depletion-mode" MESFET device  
 ↳ Not-fully depleted channel & that means if you now apply v<sub>tg</sub> "V<sub>DS</sub>" → a current ( $e^-$ s) can flow bet<sup>n</sup> S & D (there is a channel existing for current to flow)

→ On the other hand, if  $t' < w'$  →

↳ we this case We call it, a "Normally"-OFF device or "Enhancement-mode" device

↳ which means, that depl<sup>n</sup> width  $w'$  due to built-in potential is much larger than the thickness  $t'$  of the channel, then at zero bias, the Depl<sup>n</sup> width is completely going to cover the channel, so there is no way  $e^-$  (current) can flow bet<sup>n</sup> the S & D.

↳ ( $V_T$  is +ve)  
 "Forward bias gate (apply the gate v<sub>tg</sub> so that depl<sup>n</sup> width is just enough to cover channel's thickness) region"

→ For these device, like MOSFET, we define "Threshold voltage"  $V_T$   
 $V_T$  → is that  $V_{GS}$  v<sub>tg</sub> such that conduct just begins  
 i.e.  $V_{GS} > V_T$  → conduct  
 $V_{GS} < V_T$  → no conduct?  
 ↳ gate to -source at which depl<sup>n</sup> width just cover the channel region of thickness ( $t'$ )

# GaAs MESFET basics

• Related to MESFET, we also define "Pinch-off  $v_{tg}$ " or  $V_{po}$  which is the  $v_{tg}$  across the depl<sup>n</sup> region just sufficient to cover the thickness of the channel region 't'.

$$V_{po} = \frac{qNt^2}{2\epsilon}$$

Now, Threshold  $v_{tg}$  ( $V_T$ ) of this device is given by,

$$V_T = V_{bi} - V_{po}$$

ie extra- $v_{tg}$  is reqd to pinch-off the whole channel.


• For enhancement type device (MESFET), " $t < W$ " → the doping conc<sup>n</sup> 'N' shld be small. For same  $V_{bi}$ , if 'N' is same, 'W' will be large. (So, either we can make t small or W large by making 'N' small).

$$W = \sqrt{\frac{2\epsilon_s V_{bi}}{qN}}$$

• We want to make a depl<sup>n</sup>-mode MESFET, we have 't' large or 'N' large (doping conc<sup>n</sup>).

→ Normally, it is easier to fabricate deple<sup>n</sup> mode devices than enhancement-mode device (becoz u require much greater control in making E-mode MESFETS in fabricat<sup>n</sup> process).

MESFET's I-V characteristics:-



fig(d)

Suppose, we have a D-mode device, where  $V_T$  is -ve and at ~~zero bias~~ <sup>a particular bias</sup> the channel already <sup>depletion</sup> exist, (Refer fig(1.0)).  
 So current can flow.


Now, if we apply  $V_{DS}$ , I can flow thr the channel.

$$I = Aq n v \rightarrow \text{velocity} = Aq N v$$

↳ conc<sup>n</sup> of carrier  $\approx N$  ↳ doping con<sup>n</sup>

So, this basically behaves like a "resistance", & we apply a D-S vtg  $V_{DS}$ , at a particular  $V_{GS}$  → then as we ↑  $V_{DS}$ ,  $I_D$  is going to rise linearly.  
initially.

But as we are ↑  $V_{DS}$ , the D-end vtg is ↑  $V_{DS}$  → which means (it will R.B.M.s ↑, so the <sup>of channel</sup> dep<sup>n</sup> width is going to keep widening at the D-end.





# GaAs MESFET basics

• Now, since there widening of Depl<sup>n</sup> width at D' end  $\rightarrow$  it means that  $I = AqNv$ , cross-sectional area of current flow reduces.  $\Rightarrow$  (If we must have a constant current flowing through the channel)

$\rightarrow$  If  $A$  reduces, velocity  $v$  has to keep rising (This happens becoz Electric field at D' end keeps rising)

• But, we know that if we keep on  $\rightarrow$  rising the velocity ( $v$ ) it will reach  $\rightarrow$  saturation (Refer pg 1, fig (a)) Note: (E field is not constant through the channel)

• So, what happens is initially as we keep on rising  $V_{gs}$ , becoz of the reduction in 'A', current  $I_D$  does not rise linearly (but sub-linearly) & finally when velocity of  $(e^-)$  reaches saturation  $\rightarrow$  current  $I_D$  also saturates. (part (c) in fig d) (but slightly rise)

$\rightarrow$  Now, if we take a higher gate  $v_{tg}$ , (the  $V_{gs}$ ) current  $I_D$  is going to rise more becoz (part (b)) (since here in MESFET also effective channel length reduces)

(For a higher  $V_{gs}$   $v_{tg}$ , the Depl<sup>n</sup> width in the channel is going to be less,  $\Rightarrow$  the initial cross-section of 'A' of current flow is going to be more)

$\rightarrow$  Refer fig (d), the Nature of I-V character of MESFET is valid for both Enhancement & Depl<sup>n</sup>-mode devices.

{ eg if we have a D-mode MESFET, it means that the current flow  $I_D$  will exist if when  $V_{gs} < 0$ . }

Quite similar to that of MOSFET