BE EIKA VII (KW) Communication Networks

Con.3852-11

(REVISED COURSE)

RK-3345

		(3 Hours) [Total Marks : 10	10			
N.	B.:	 Question No. 1 is compulsory. Attempt any four questions out of remaining six questions. Illustrate answers with sketches wherever required. Figures to the right indicate full marks. 				
1.	(b)	Explain LAN Topologies with neat diagram. Write a note on flow control in data link layer. Explain congestion control in Datagram Subnet. Explain TCP/IP utilites.				
2.			10			
3.	(a) (b)	Displant Corte troot, it dotten	10			
4.		Describe each in detail.	10			
5.		switching and also explain their advantages and disadvantages.	10			
6.	(a) (b)	Write a note on IEEE 802-3 Standard in detail.	10			
7.	(a) (b)	inplant formula from (1 Last L.) and the framework for the	10			

17: 1st Half-Exam.-11 mina-(d).

Con. 3994-11.

(REVISED COURSE)

BE ETRX VII (Rev) Elective II Digital Image Processing Design

(3 Hours)

[Total Marks: 100

20

N. B.: (1) Question No. 1 is compulsory.

- (2) Answer any four out of remaining six questions.
- (3) Figures to the right indicates full marks.
- (4) Assume suitable data if necessary.
- Justify/Contradict following statements:—

(a) All Image compression techniques are invertible.

- (b) Quality of picture depends on the number of pixels and gray level that represent the image.
- (c) The first difference of chain code normalize it to rotation.
- (d) Walsh Transform matrix is nothing but sequency ordered Hadamard matrix.
- (a) A 64 x 64 image, represented by 3 bit/pixel has the following grey level 10 distribution:—

Gray level	0	1	2	3	4	5	6	7
No. of Pixel	128	75	280	416	635	1058	820	684

Perform Histogram Equalization and give new distribution of gray level. Show plots of original and equalized image.

(b) Prove that if an image f(m, n), $0 \le m \le M - 1$ and $0 \le n \le N - 1$ is multiplied by 10

the checkerboard pattern $(-1)^{m+n}$, then its DFT is centered at $\left(\frac{M}{2}, \frac{N}{2}\right)$.

 (a) Assuming that the edge starts on the first column and ends in the last column to for the following gray level image:—


2 1 0

1 1 7

6 8 2

Sketch all possible paths and determine the edge corresponding to minimum cost path.

(b) Obtain the 4 directional chain code and the shape number for the image shown 10 below:—



4. (a) Obtain Huffman code for the word 'COMMITTEE'.

- 10
- (b) For the 3 bit, 4 x 4 size image, perform the following operations :-

10

- (i) Image Negative
- (ii) Intensity Level slicing with background with $\gamma_1 = 2$ and $\gamma_2 = 5$
- (iii) Bit Plane Slicing
- (iv) Thresholding
- (v) Clipping with $\gamma_1 = 2$ and $\gamma_2 = 5$.

			_
0	7	3	1
3	6	4	6
2	4	2	2
1	2	5	3

5. (a) Draw and explain block diagram of JPEG Encoder and Decoder.

10

(b) For a given orthogonal matrix A and image U :

10

$$A = \frac{1}{\sqrt{2}} \begin{bmatrix} 1 & 1 \\ 1 & -1 \end{bmatrix} \qquad U = \begin{bmatrix} 1 & 2 \\ 3 & 4 \end{bmatrix}.$$

Find transformed image and basis images.

(a) Explain method of segmentation of images by :—

10

- (i) Region Groving
- (ii) Region Split and merge.
- (b) Explain the following morphological operations in terms of dilation and erosion 10 operations Hit or Miss transformation, Opening and Closing.
- 7. Write short notes on (any four) :-

20

- (a) Homomorphic Filtering
- (b) 2D Wavelet Transform Filter Bank
- (c) Image Sampling
- (d) Polygonal Approximation and Signatures
- (e) Any one application of Image Processing.

BE ETRX VIT (Per) VLSI Design

Con. 3447-11.

(REVISED COURSE)

RK-3336

(3 Hours)

[Total Marks: 100

N.B.: (1) Question No. 1 is compulsory.

- (2) Attempt any four out of remaining six questions.
- (3) Assume suitable data wherever necessary.
- 1. (a) Draw the stick diagram and mask layout using λ based design rules for a depletion load (10) nMOS inverter with pull up to pull down ratio as 4:1 (i.e. $\frac{Z_{pa}}{Z_{ad}} = \frac{4}{1}$).
 - (b) Assuming that the work function of the metal is smaller than that of a p-type semiconductor, pictorially depict the cross sectional view and energy band diagram for an n-channel MOS transistor under the following conditions:
 - (i) When the metal and semiconductor are shorted
 - (ii) Flat band condition
 - (iii) When the surface is depleted of carriers
 - (iv) Onset of inversion at the surface
 - (v) When the semiconductor surface is accumulated with majority carriers.
- (a) Explain the complete fabrication process steps for a CMOS inverter using p-well process with the help of cross sectional diagrams for all important masking steps.
 - (b) Calculate the threshold voltage V_{TD} at V_{SB} = 0, for a polysilicon gate n-channel MOS (10) transistor, with the following parameters:

Substrate doping, $N_A = 10^{16}/\text{ cm}^3$ Polysilicon gate doping, $N_D = 2 \times 10^{20}/\text{ cm}^3$ Gate oxide thickness, $T_{OX} = 500 \text{ A}^9$. Oxide interface fixed charge density, $N_{OX} = 4 \times 10^{10}/\text{ cm}^2$

Also calculate the ion implant dose necessary to change the threshold voltage from V_{T0} to V_{T} = -1 V and comment on the result.

3. (a) Implement the following Boolean function in CMOS logic:

Y = A(D+E)+B.C

Draw the stick diagram for the circult.

(b) Derive an expression for the inverter threshold voltage (switching voltage) of a CMOS inverter. Calculate the (w/L) ratios of the nMOS and pMOS transistor in the CMOS inverter circuit with the following parameters:

NMOS $V_{Tn} = 0.6 \text{ V}, \ \mu_{ncox} = 60 \ \mu\text{A/V}^2,$ PMOS $V_{Tp} = -0.8 \text{ V}, \ \mu_{pcox} = 20 \ \mu\text{A/V}^2,$ $V_{DO} = 3 \text{ V}, \ V_{TH} = 1.5 \text{ V}$ (10)

- (a) Compare Resistive load, Depletion load and Enhancement load inverters. Also write their (10) merits, demerits and applications.
 - (b) Design a half adder circuit using primitive gates. Using the half adder blocks designed & (10) required primitive gates, design a full adder circuit. Write verilog codes for both the circuits designed and a Test bench to test the functionality of the full adder.
- (a) Explain various sources of power dissipation in digital CMOS circuits with the help of appropriate diagrams and expressions.
 - (b) Consider an n-channel MOSFET with W = 15 μ m, L = 2 μ m and C_{ox} = 6.9 X 10⁻⁸ F/cm². Assume that the drain current in the non saturation region for V_{Ds} = 0.10 is I₀ = 35 μ A at V_{Gs} = 1.5 V and I₀ = 35 μ A at V_{Gs} = 2.5 V. Determine the inversion carrier mobility and the threshold voltage of the n-MOSFET.
- 6. (a) Explain constant voltage and constant field scaling in detail with their merits and demerits. (10)
 - (b) Design a clocked SR latch using CMOS technology and write verilog code for the circuit. (10)
- 7. Write short notes on any three: (20)
 - (a) CMOS latch up & its prevention
 - (b) Buried and Butting contacts
 - (c) Ion implantation
 - (d) MOS capacitance .

BE (ETAX) VII (Rev) Filter Design

Con. 3272-11.

(REVISED COURSE)

RK-3333

20

(3 Hours)

[Total Marks: 100

N.B.: (1) Question	No. 1 i	s compul	sory
--------------------	---------	----------	------

- (2) Attempt any four questions out of remaining six questions.
- (3) Assume suitable data whenever necessary and justify it.
- (a) Compare frequency response of Butterworth, Chebyshev (Type I and Type II)
 and Elliptical filters.
 - (b) Explain the principle of switched capacitor filter.
 - (c) Compare FIR and IIR filters.
 - (d) Compare impulse invariant and bilinear transformation methods in IIR filter design.
- (a) Mention design steps of Chebyshev filter. How it differs when "N" is odd and when "N" is even ?
 - (b) Explain Gibb's Phenomenon. State its significance in FIR filter design. 10
- 3. (a) Convert the analog filter with system function : $H_a(s) = \frac{s + 0 \cdot 1}{\left(s + 0 \cdot 1\right)^2 + 16}$ into a digital filter (IIR type) by means of the bilinear transformation.

 The digital filter should have a resonant frequency $W_r = \frac{\pi}{2}$.
- 4. (a) S.T. $S = \frac{2}{T} \frac{\left(1-z^{-1}\right)}{\left(1+z^{-1}\right)}$ in bilinear transformation. Also explain mapping between 10

s - plane and z - plane for BLT.

- (b) For the given specification $\alpha_{\rm p}$ = 3 dB, $\alpha_{\rm s}$ = 15 dB; $\Omega_{\rm p}$ = 1000 rad/sec and $\Omega_{\rm s}$ = 500 rad/sec design a highpass filter.
- (a) Write Design steps of (FIR) Filter using Kaiser window.

 10
 - (b) Explain concept of adaptive filter and basic blocks required for its design. 10
- 6. (a) Explain concept of Decimation Interpolation.
 - (b) Determine the order and the poles of a lowpass Butterworth filter that has a 3 dB attenuation at 500 Hz and an attenuation of 40 dB at 1000 Hz.
- Write short notes on any four :-
 - (a) Higher order filters
 - (b) Subband coding
 - (c) Applications of Weiner filter
 - (d) Step invariant method steps in the design of IIR filter
 - (e) Transfer function of 2nd order lowpass analog Butterworth filter.

BEETRY DIL CREV) Power Electronic & Drives

31 : 1st half 11-AM(m)

Con. 3108-11.

(REVISED COURSE)

RK-3348

20

10

(3 Hours)

[Total Marks : 100

- N.B.: (1) Question No. 1 is compulsory.
 - (2) Attempt any four questions from remaining six questions.
 - (3) Figures to the right indicate full marks.
 - (4) Assume suitable data, if any.
- 1. Attempt the following :-
 - (a) With the help of block diagram, explain the operation of Online UPS system.
 - (b) Explain Dynamic braking for D. C. motor.
 - (c) What is time ratio control in D. C. choppers ? Explain the use of TRC for controlling the output voltage in choppers.
 - (d) State the need of reduction of harmonics in inverter output.
- (a) With the help of neat circuit diagram and waveforms, explain the operation of 10 isolated forward converter.
 - (b) Explain the effect of source inductance on the performance of a single phase 10 fully controlled converter with neat diagrams and waveforms, indicating clearly the conduction of various thyristors during one cycle.
- 3. (a) Explain single pulse width modulation as used in PWM inverters.
 - (b) With the help of circuit diagram and associated waveforms, explain the principle 10 of working of two quadrant (class C) chopper.
- (a) State the various methods of speed control of Induction motor. Discuss the stator 10 voltage control method.
 - (b) Describe the working of a single phase full converter fed D. C. separately excited 10 motor with circuit diagram, relevant waveforms and expressions.

- 5. Explain the slip power recovery control of three phase Induction motor. (b) A load commutated chopper, fed from a 230 V d. c. source has a constant load 10 current of 50 A. For a duty cycle of 0.4 and a chopping frequency of 2 kHz, calculate:-(i) the value of commutating capacitance.
 - average output voltage.
 - circuit turn-off time for one SCR pair.
 - (iv) total commutation interval.
- (a) Explain with diagram, the operation of series inverter. State its limitations. How 10 these limitations are overcome?
 - (b) The speed of a separately excited D. C. motor is controlled by a semiconverter. 10 The field current which is also controlled by a semiconverter is set to the maximum possible value. The A. C. input voltage is single phase, 208 V, 50 Hz. The armature resistance $R_a = 0.25 \Omega$, $R_t = 147 \Omega$ and the motor voltage constant K_v = 0.7032 V/A − rad/sec. The load torque is T_v = 45 Nm at 1000 rpm. Assume armature current to be continuous and ripple free, calculate :- (i) the field current I, (ii) the delay angle of converter in armature circuit (α_a)

20

- Write short notes on the following :--
 - (a) Parallel Inverter
 - (b) Dual Converter
 - (c) V/f control for Induction Motor.