

C-V Characteristics and frequency effect of MOS capacitor

* C-V characteristics of MOSCAP

2/10/2014


• Study of C-V characteristics of MOSCAP gives a great deal of information about the MOS device and oxide-semiconductor interface.

→ Ideal C-V curve

• We consider small-signal capacitances given by

$$C = \left| \frac{dQ}{dV} \right| \text{ ie } \left[\frac{\text{differential change in charge}}{\text{differential change in voltage}} \right]$$

• Assume that there are no trapped charges in oxide and oxide-semiconductor interface.



fig(1.a): Ideal low-frequency C-V curve for a MOSCAP with ptype substrate

V_{FB} → Flat-band voltage.

V_T → Threshold voltage.

- 3 operating conditions of interest in MOSCAP are,
 - a) Accumulation
 - b) Depletion
 - c) Inversion

1) Accumulation:

• When a negative gate voltage is applied, it induces accumulation of holes beneath Si-SiO₂ interface.




Fig (1.b): Incremental charge distribution at accumulation for a differential change in gate voltage.

- A small differential change in voltage across the MOS structure will cause a differential change in charge on metal gate (-dQ) and also in the hole accumulation charge (+dQ).
- Since differential changes in charge density occurs at the edges of oxide

$$C_{(acc)} = C_{ox} = \frac{\epsilon_{ox}}{t_{ox}}$$

Thus capacitance at accumulation is just oxide capacitance.

Similar to a Parallel Plate capacitor, in this case we have a +ve charge in semiconductor and a -ve charge in gate, separated by a oxide.

Depletion:

When a small +ve gate voltage is applied to a MOSCAP, it induces a depletion region in semiconductor.




Fig (1.c) Differential charge distribution at depletion for a differential change in gate voltage.

- In depletion region (ie between V_{FB} and V_T), C is falling (why)?
- When we change voltage, there is a change in charge and that change occurs at 'edge' of depletion layer.

Extra!!

- (These changes are incremental changes)
- ie
- Change in increment +ve charge (dQ) at gate
 - Change in increment -ve charge ($-dQ$) in semiconductor at edge of depletion layer.

• In depletion case, there is oxide capacitance and depletion layer capacitance (which are in series).

• Thus, a small differential change in voltage across C will cause a differential change in depletion layer width.

$$\text{ie } \frac{1}{C_s} = \frac{1}{C_{ox}} + \frac{1}{C_{dep}}$$

$C_s \rightarrow$ ~~Semiconductor~~ Total gate capacitance.

$$C_s = \frac{C_{ox} C_{dep}}{C_{ox} + C_{dep}}$$

$$C_{ox} = \frac{\epsilon_{ox}}{t_{ox}}$$

$$C_{dep} = \frac{\epsilon_s}{x_d}$$

$x_d \rightarrow$ depletion layer width.

$$\text{ie } C_s = \frac{C_{ox}}{1 + \frac{C_{ox}}{C_{dep}}} = \frac{\epsilon_{ox}}{t_{ox} + \left(\frac{\epsilon_{ox}}{\epsilon_s}\right) x_d}$$

\therefore As $x_d \uparrow$ sees, total $C_s \downarrow$ sees.

This explains why Capacitance goes on falling between V_{FB} and V_T (ie depletion case) because distance between incremental charges are changing as shown in fig (1.c).

Extra!!

At maximum depletion width (x_d)↓
Minimum gate capacitance!

$$C_{\min} = \frac{\epsilon_{ox}}{t_{ox} + \left(\frac{\epsilon_{ox}}{\epsilon_s}\right) x_{dm}}$$


where,

$$x_{dm} = \sqrt{\frac{2\epsilon_s | -2\phi_F |}{qN_A}} = \sqrt{\frac{4\epsilon_s \phi_F}{qN_A}}$$

3) Inversion:

- In ideal case, a small incremental change in gate voltage will cause a differential change in inversion layer charge density
- Space-charge width (x_d) does not rise beyond V_T , thus inversion charge corresponds to change in voltage. Thus capacitance is again just oxide capacitance ' C_{ox} '.

$$C_{(Inv)} = C_{ox} = \frac{\epsilon_{ox}}{t_{ox}}$$



fig(1.d): Differential charge distribution at inversion for a low-frequency differential change in gate voltage

In inversion region, C again rises up to C_{ox} ?

• This means, "incremental charges" are now coming from $Si-SiO_2$ interface. (As depletion layer width reaches max value x_{dm})

{ Beyond V_T , we get more mobile charges appear near $Si-SiO_2$ interface }

• In case of inversion, the incremental charges are coming from mobile $-ve$ charges near the interface. as shown in fig.(1.d).

• That explains qualitatively behavior of C as a function of gate voltage at low frequency.

07

* Flat band condition occurs between accumulation and depletion conditions:

Thus, capacitance at flat-band condition is,

$$C_{FB} = \frac{C_{ox}}{t_{ox} + \left(\frac{C_{ox}}{\epsilon_s}\right) \sqrt{\frac{kT}{q}} \frac{\epsilon_s}{qN_a}}$$

Ex: Consider a p-type Si substrate at $T=300K$ doped with $N_a = 10^{16}/cm^3$, SiO_2 oxide thickness 550 \AA and gate is aluminium for a MOSCAP. Find oxide capacitance, minimum gate capacitance and flat-band capacitance.

Solⁿ: 1) Gate oxide capacitance (C_{ox}):

$$C_{ox} = \frac{\epsilon_{ox}}{t_{ox}} = \frac{3.97 \times 8.854 \times 10^{-14}}{550 \times 10^{-8}}$$

$$C_{ox} = 6.39 \times 10^{-8} \text{ F/cm}^2$$

2) Minimum gate capacitance (C_{min}):

$$C_{min} = \frac{\epsilon_{ox}}{t_{ox} + \left(\frac{t_{ox}}{\epsilon_s}\right) x_{dm}}$$

$$\text{Now, } x_{dm} = \sqrt{\frac{2\epsilon_s | -2\phi_{fp} |}{q N_a}}$$

$$\phi_{fp} = \frac{KT}{q} \ln\left[\frac{N_a}{n_i}\right]$$

$$\frac{KT}{q} = V_T = 0.0259$$

$$= 0.0259 \ln\left[\frac{10^{16}}{1.5 \times 10^{10}}\right]$$

$$\phi_{fp} = 0.3473 \text{ V}$$

$$\text{i.e. } x_{dm} = \sqrt{\frac{2 \times 11.7 \times 8.854 \times 10^{-14} \times 2 \times 0.3473}{1.6 \times 10^{-19} \times 10^{16}}}$$

$$x_{dm} = 30 \times 10^{-6} \text{ cm}$$

$$\text{i.e. } C_{min} = \frac{\epsilon_{ox}}{t_{ox} + \left(\frac{\epsilon_{ox}}{\epsilon_s}\right) x_{dm}}$$

$$= \frac{3.97 \times 8.854 \times 10^{-14}}{550 \times 10^{-8} + \left(\frac{3.9766}{11.7}\right) \times 30 \times 10^{-6}}$$

$$C_{min} = 2.242 \times 10^{-8} \text{ F/cm}^2$$

3) Flat-band capacitance (C_{FB}):

$$C_{FB} = \frac{\epsilon_{ox}}{t_{ox} + \frac{\epsilon_{ox}}{\epsilon_s} \sqrt{\frac{KT}{q} \left(\frac{\epsilon_s}{q N_a}\right)}} = 5.1 \times 10^{-8} \text{ F/cm}^2$$

$$C_{FB} = 5.1 \times 10^{-8} \text{ F/cm}^2$$

* Frequency effects on a MOSCAP C-V curve:

09




fig (2.a): Low-frequency and high-frequency capacitance versus gate voltage of a MOSCAP with a ptype substrate.

- When a MOSCAP is biased in inversion condition, and if frequency is high, then we cannot provide changes in the mobile carrier concentration (ie electrons) at the interface very easily.
- At high frequency, voltage changes rapidly, thus there is no way ΔI (inversion charge) will be able to respond in time ie the electrons have no opportunity to respond.
- Thus, at high frequency, only depletion region differential charge changes, thus capacitance almost remains constant at C_{min} . as shown in fig (2.a).

- The argument that in inversion condition at high frequency, mobile carrier concentration does not change much because mobile carriers at the interface in inversion are minority carriers.
- These minority carriers are obtained by process of thermal generation.
- But these processes generate minority carriers electrons takes time.
- If voltages are changing v. fast, then there is not sufficient time for minority carriers to be generated.
- Therefore, for rapid changes in gate voltage, in inversion case, the change in charges cannot come from inversion charge (Q_{inv}), it comes in fact from edge of depletion layer charge (Q_{dl}).
- Because, majority carrier charge can be changed quickly in response to change in voltage.
- Thus, at high frequency, incremental charges are coming from depletion charge (since width of depletion layer saturates) beyond V_T , capacitance in inversion almost does not change much and remains constant at C_{min} .

That explain's C. behavior as a function of voltage at high frequency.