


Module 5.3: E-MOSFET Small Signal AC Analysis (E-MOSFET Amplifier) 01 7/11/19

• Amplifier requirements:




- 1) Gain should be high
eg voltage gain of a voltage amplifier \rightarrow greater than 1
- 2) I/P impedance
- 3) O/P impedance
- 4) Linearity (O/P should be linear w.r.t I/P)

• Enhancement-MOSFET as a device should amplify \rightarrow small-time varying signals.

This condition must be satisfied for MOSFET amplifier to be Linear

• Next, we need to superimpose small AC sig with DC?
why DC biasing is required \rightarrow so that MOSFET wakes up & works in proper mode ie saturation \rightarrow so that it is used as amplifier





Note: why connect V_{GGT} ?
 To bias MOSFET in saturation region, such that $V_{GS} > V_T$

Threshold voltage

It acts as a small time-varying ΔI_P V_{in} ($V_{mike} \approx V_m \sin \omega t$)

MOSFET acts as: voltage-dependent current source

"converts" a voltage to a current
 (V_{GS}) or V_{GS} (I_D) --- DC quantity
 (i_D) --- AC quantity
 It's a V-I converter i.e. Transconductor



Here, the idea is to consider small segment of exponential curve to be Linear

So, our IF sig limit should be within this linear segment
 Combining transfer curve of MOSFET & Hence true response of ΔI_P
 called as small-sig

Concept of transconductance

From graph,

$$g_m = \left. \frac{dI_D}{dV_{GS}} \right|_{Q\text{-pt}}$$

slope of I_D vs V_{GS} characteristics


Unit: $\frac{1}{\Omega}$ or $\frac{mA}{V}$

ie $g_m = \frac{\Delta I_D}{\Delta V_{GS}}$


$$I_D = K_n (V_{GS} - V_T)^2$$

$$\frac{dI_D}{dV_{GS}} = 2K_n (V_{GS} - V_T)$$

$$g_m = 2K_n (V_{GS} - V_T) \text{ --- Mathematically}$$





03



It suggests that gate to source voltage controls the drain to source current in a MOSFET.

Now, we are ready to draw small-signal model of MOSFET



Δ means small changes in

$$V_{GS} = \Delta V_{GS}$$

$$i_D = \Delta I_D$$

represents time-varying quantities


represents change in I_D
ie $\Delta I_D = g_m \Delta V_{GS}$

→ Gate to source & gate to drain is openckt.
 { If impedance of MOSFET is v. high, since metal gate is separated from S & D by an oxide layer

Small-signal model \rightsquigarrow (represents only time-varying quantities) 04

\downarrow represents only time-varying components


\downarrow represents only changes in parameters (voltage V_{gs} , current i_o)



Small-sig model of JFET suggests that the drain current fluctuations (ΔI_D) is equal to V_{gs} fluctuations (ΔV_{gs}) times the slope (g_m)

Small-sig op resistance/impedance (r_o or r_d):

let's consider o/p characteristics of MOSFET



We know or think
(I_D remains constant)
ie $i_D = K_n (V_{gs} - V_T)^2$

But in reality
(I_D increases slightly with V_{DS})
 $i_D = K_n (V_{gs} - V_T)^2 (1 + \lambda V_{DS})$
 λ - channel length modulation parameter

From graph, ($I_D - V_{DS}$)

$$\text{Slope} = \frac{\Delta I_D}{\Delta V_{DS}}$$

$$\frac{1}{\text{slope}} = \frac{\Delta V_{DS}}{\Delta I_D} = r_o \text{ or } r_d$$

05

small-sig o/p resistance of a MOSFET biased in saturation region

$$I_D = K_n (V_{GS} - V_T)^2 (1 + \lambda V_{DS})$$

$$\frac{dI_D}{dV_{DS}} = \lambda K_n (V_{GS} - V_T)^2 = \lambda I_{DQ}$$

$$\frac{dI_D}{dV_{DS}} = \lambda I_{DQ}$$

$$\frac{dV_{DS}}{dI_D} = \frac{1}{\lambda I_{DQ}}$$


$$r_o \text{ or } r_d = \frac{1}{\lambda I_{DQ}}$$

small-sig o/p resistance

We need to include this r_o in small sig model, (we connect r_o betn D&S)

Complete small-sig model of E-MOSFET n-channel

Congratulations




We finally have a small sig model of MOSFET

MOSFET amplifier configurations:- (NMOS-E)

1. Common source (CS) amplifier
2. Common gate (CG) amplifier
3. Common drain (CD) amplifier or Source follower


Common Source Amplifier (NMOS-E) :-




- C_1 & C_2 : Coupling capacitors
- C_S : Bypass capacitor

→ For AC analysis, all the capacitors & DC supply is replaced by a short-circuit.

AC equivalent ckt



Now, we replace **MOSFET** by its small-sig model



Small-sig AC equivalent ckt of CS ampl^r

Analysis: (to find small-sig voltage gain A_v)

From ckt^(a), $v_{in} = v_{gs}$

→ KCL at 'D' node gives,

$$g_m v_{gs} + \frac{v_{out}}{r_o} + \frac{v_{out}}{R_D} + \frac{v_{out}}{R_L} = 0$$

$$i.e. \quad g_m V_{in} = -V_{out} \left(\frac{1}{r_o} + \frac{1}{R_D} + \frac{1}{R_L} \right)$$

$$\frac{V_{out}}{V_{in}} = -g_m (r_o \parallel R_D \parallel R_L)$$

$$i.e. \quad A_v = -g_m (r_o \parallel R_D \parallel R_L)$$

-ve sign indicates that i/p & o/p are out of phase with each other.

→ If r_o & R_L are not present, then $A_v = -g_m R_D$

Now, let us find the voltage gain including the source A_{v_s}


$$A_{v_s} = \frac{V_{out}}{V_s} = \frac{V_{out}}{V_{in}} \times \frac{V_{in}}{V_s} = A_v \left(\frac{V_{in}}{V_s} \right)$$

$$\rightarrow V_{in} = \left(\frac{R_1 \parallel R_2}{R_1 \parallel R_2 + R_{sig}} \right) V_s \quad \text{--- by (V.D.R) ckt(a)}$$

$$i.e. \quad A_{v_s} = A_v \left(\frac{R_1 \parallel R_2}{R_1 \parallel R_2 + R_{sig}} \right)$$

The term $\left(\frac{R_1 \parallel R_2}{R_1 \parallel R_2 + R_{sig}} \right)$ is the attenuation factor

I/P impedance :- Z_i^o




$$Z_i^o = \frac{V_x}{i_x}$$

09

In ckt (a), gate & source terminal are open-circuited, since gate current in MOSFET is v.v small ($I_G \approx 0$)

→ ckt (a) reduces to,


1) without R_{sig}^o



$$Z_i^o = \frac{V_x}{i_x}$$

$$Z_i^o = R_1 \parallel R_2$$

2) with R_{sig}^o





$$Z_{i_s}^o = \frac{V_x}{i_x}$$

$$Z_{i_s}^o = R_{sig} + R_1 \parallel R_2$$

→ I/P impedance with R_{sig}^o

Output impedance Z_o :-


Set $V_{in} = 0$ in ckt(a)



→ Since $V_{in} = 0$; and $V_{gs} = V_{in} = 0$

$g_m V_{gs} = 0$ → it becomes open ckt

Circuit (a) reduces to,



$$\frac{V_x}{i_x} = r_o \parallel R_D \parallel R_L$$


$$Z_o = r_o \parallel R_D \parallel R_L$$

↓
o/p impedance

Note: Small-sig AC analysis of MOSFET is SAME as that of JFET. 11

(Only difference is in the a) Formula of g_m b) Symbol for MOSFET & JFET)

* Degenerated Common source amplif^r



Here,
 $\lambda = 0$ i.e. $r_o = \infty$

• $A_v = - \frac{R_D}{\frac{1}{g_m} + R_S}$

• $Z_i = R_1 \parallel R_2$


• $Z_o = R_D$

For derivations of A_v , Z_i & Z_o , refer degenerated CS JFET amplif^r analysis

→ Feature of degenerated amplif^r is the reduced voltage gain but a more stable one.

Why -ve sign in A_v for CS ampl^r (MOSFET)? 12

Consider CS ampl^r ckt,



$$A_v = -g_m R_D$$

small-sig voltage gain

let say V_{in} ↑ses (note V_{in} rides on V_G) ie if V_{in} ↑ses, V_G ↑ses
 (AC) (DC)

V_S does not change, since C_S blocks DC
 (DC)

ie V_G ↑ses, V_S - constant $\Rightarrow V_{GS} = (V_G - V_S)$ ↑ses

Now, $I_D = K_n (V_{GS} - V_T)^2$ ie if V_{GS} ↑ses $\rightarrow I_D$ ↑ses


Also, $V_D = V_{DD} - I_D R_D$ ie if I_D ↑ses $\rightarrow V_D$ ↓ses
 ie (V_{out} ↓ses)

In summary, As V_{in} ↑ses $\rightarrow V_G$ ↑ses $\rightarrow V_S$ remain constant \rightarrow
 V_{out} ↓ses $\leftarrow V_D$ ↓ses $\leftarrow I_D$ ↑ses $\leftarrow V_{GS}$ ↑ses

Thus, IP & OP are out of phase with each other, hence the -ve sign in gain formula

Numerical 01:

- Find
- Small-sig voltage gain A_v
 - IP impedance Z_i
 - OP impedance Z_o
- for the circuit below



$$V_{GS(th)} = 3V$$

$$K_n = 0.4 \frac{mA}{V^2}$$

Solⁿ: 1) Above circuit is NMOS-E type CS amplifier


2) DC Analysis:

$$V_G = \frac{R_2}{R_1 + R_2} \times V_{DD}$$

$$= \frac{10M}{40M + 10M} \times 30$$

$$V_G = 6V$$

Now, $V_{GS} = V_G - V_S = 6 - I_D R_S = 6 - I_D (1200) \quad \text{--- (1)}$



Assuming the given NMOS-E is in saturation region,

$$V_T = V_{GS(th)}$$

$$I_D = K_n (V_{GS} - V_T)^2 = 0.4 \text{ m} (V_{GS} - 3)^2 \quad \text{--- (2)}$$

Put (2) in (1), we get

$$\rightarrow V_{GS} = 6 - 1200 \times 0.4 \times 10^{-3} (V_{GS}^2 - 6V_{GS} + 9)$$

$$V_{GS} = 6 - 0.48 (V_{GS}^2 - 6V_{GS} + 9)$$

$$\text{i.e. } V_{GS} = 6 - 0.48V_{GS}^2 + 2.88V_{GS} - 4.32$$

$$\text{i.e. } 0.48V_{GS}^2 - 1.88V_{GS} - 1.68 = 0$$

$$V_{GS} = 4.6667 \text{ V} \quad \text{or} \quad -0.75 \text{ V}$$

(As $V_{GS} > V_T$)

$$\therefore V_{GS} = 4.6667 \text{ V}$$

3) Small-signal parameters

$$g_m = 2K_n (V_{GS} - V_T)$$

$$= 2 \times 0.4 \text{ m} (4.6667 - 3)$$


$$g_m = 1.3333 \frac{\text{mA}}{\text{V}}$$

r_d or r_o - not given

So, assume

$$r_o = \infty$$

4) Small-sig AC analysis:-



a) $A_v = -g_m R_D$

$= -1.3333\text{m} \times 3.3\text{K}\Omega$

$A_v = -4.399$ --- small-sig voltage gain


b) $Z_i = R_1 \parallel R_2 = (40\text{M}) \parallel (10\text{M})$

$Z_i = 8\text{M}\Omega$ --- I/P impedance

c) $Z_o = R_D$

$Z_o = 3.3\text{K}\Omega$ --- o/p impedance

2] Common Gate amplifier (using NMOS-E device)



Why in CG amplifier, there is no phase difference betn i/p & o/p?

As $V_{in} \uparrow$ sees (Note V_{in} rides on V_s i.e. if $V_{in} \uparrow$ sees $\rightarrow V_s \uparrow$ sees)
 (AC) (DC)
 $V_s \uparrow$ sees ; Now $V_{G} = \text{constant}$ (as C_G blocks DC)

i.e. $V_{GS} = (V_G - V_s)$ will \downarrow see


Also, $I_D = K_n (V_{GS} - V_T)^2$ i.e. as $V_{GS} \downarrow$ sees $\rightarrow I_D \downarrow$ see

Now, $V_o = V_{DD} - I_D R_D$ i.e. as $I_D \downarrow$ sees $\rightarrow V_o \uparrow$ sees
 i.e. $V_{out} \uparrow$ sees


In summary, as $V_{in} \uparrow$ sees $\rightarrow V_s \uparrow$ sees $\rightarrow V_G$ constant i.e. $V_{GS} \downarrow$ sees
 \downarrow
 $V_{out} \uparrow$ sees $\leftarrow V_o \uparrow$ sees $\leftarrow I_D \downarrow$ sees

This happens \rightarrow in Common Gate amplifier

AC equivalent ckt:-



Now, replace MOSFET by its small-sig model



ckt (b): Small sig AC equivalent ckt of CG amplifier

Analysis:-

a) Small-signal Voltage gain (Av) :

From ckt (b), $V_{in} = -V_{gs}$

Applying KCL at 'D' node,

$$g_m V_{gs} + \frac{V_{out}}{R_D} = 0$$

ie $-g_m V_{in} = -\frac{V_{out}}{R_D}$


ie $\frac{V_{out}}{V_{in}} = g_m R_D$

ie $A_v = +g_m R_D$ ----- CG ampl^r


+ve sign indicates that there is no phase difference betn inp & o/p signals

b) IFP impedance (Z_i) :-


Redrawing ckt (b),



$Z_{in} = \frac{V_x}{i_x}$



Rs is in ||ed with Vx
We took Rs before Vx



From ckt (c), $V_x = -V_{gs}$

KCL at 'S' node,

$i_x + g_m V_{gs} = 0$

ie $i_x = g_m V_x$


$\frac{V_x}{i_x} = \frac{1}{g_m} \Rightarrow Z_{in} = \frac{1}{g_m}$

$Z_i = R_s \parallel \frac{1}{g_m} \rightarrow$ Low value for CG ampl^r

As Z_i (I/P impedance) = $\left(\frac{1}{g_m} \parallel R_s\right)$ is a low value 19

Is there a application of such a ckt?

Yes





- An antenna has a low o/p impedance ($\sim 50 \Omega$)
- So, if we consider a amplifier which has to be connected to this antenna \rightarrow we want an amplifier whose I/P impedance is low enough to match it to 50Ω impedance of antenna. This is possible if we connect a CG amplifier.

So, since CG's amplifier's I/P impedance is low \rightarrow it can be driven by a low impedance antenna.

c) O/P impedance:- Z_o


Re-drawing ckt(b),



- In ckt(d), since $V_{in} = 0$ i.e. $V_{gs} = 0$

i.e. $(g_m V_{gs})$ current source is zero i.e. it has to be an open-ckt.


- ckt(d) reduces to



$$\frac{V_x}{i_x} = R_o$$

$Z_o = R_o$ ----- o/p impedance of CG amplifier

3] Common Drain amplifier (Source follower) 21



Why the name Source follower?

As V_{in} ↑ses (AC) (Note V_{in} rides on V_G i.e. If V_{in} ↑ses → V_G ↑ses) (DC)

→ O/P is at Source, so V_s can { go up
ie (V_{out}) go down
remain same

$$I_D = K_n (V_{GS} - V_T)^2$$


→ let's assume V_s remain same i.e. $V_s = I_D R_s$ shld be constant
ie I_D must be a constant → This contradicts that V_G ↑ses

→ Also, V_s cannot go down, as V_{GS} will be a constant then, which
again contradicts that V_G ↑ses, V_s ↓ses & I_D remains constant


→ Only option left is that V_s to go up i.e. V_{out} ↑ses as V_{in} ↑ses
ie Source voltage follows the voltage at the gate

Hence, the name "Source follower".

AC equivalent ckt,



Next, replace MOSFET by its small-sig model



ckt(1): Small sig AC equivalent ckt for CD amplifiers

Analysis:-

a) Small-signal voltage gain (A_v):

Refer ckt (1)

KVL around G-S loop,

$$V_{in} - V_{gs} - V_{out} = 0$$

$$V_{gs} = V_{in} - V_{out} \quad \text{--- (1)}$$

KCL at 'S' node,

$$g_m V_{gs} = \frac{V_{out}}{R_s}$$

$$g_m (V_{in} - V_{out}) = \frac{V_{out}}{R_s} \quad (\text{From (1)})$$

$$\text{ie } g_m V_{in} = V_{out} \left(\frac{1}{R_s} + g_m \right)$$

$$\text{ie } g_m V_{in} = V_{out} \frac{(1 + g_m R_s)}{R_s}$$


$$\text{ie } \frac{V_{out}}{V_{in}} = \frac{g_m R_s}{1 + g_m R_s}$$

$$A_v = \frac{R_s}{\frac{1}{g_m} + R_s}$$

Small-sig voltage gain
CD ampl^r

Av v. close to unity, but always slightly less than 1

b) I/P impedance (Z_i)




$$Z_i = \frac{V_x}{i_x}$$

In ckt(1), gate to source terminal is open; since I_G ≈ 0 for MOSFET

∴ ckt(1) reduces to




$$\frac{V_x}{i_x} = R_1 \parallel R_2$$



$$Z_i = R_1 \parallel R_2$$

c) O/P impedance (Z_o):

24



we just interchanged
 v_x & R_S
 position, to
 simplify our
 analysis

From ckt(2), $v_x = -v_{gs}$

KCL at 'S' node, $g_m v_{gs} + i_x = 0$

$$-g_m v_x = -i_x$$

$$Z_{in} \frac{v_x}{i_x} = \frac{1}{g_m}$$


$$\boxed{Z_o = \frac{1}{g_m} \parallel R_S} \text{ Low value of O/P impedance}$$

Where do we use a Source follower ckt?

- The voltage gain A_v of source follower is less than 1

So, where is such a ckt useful?

Let's consider a scenario,




Let say, we need to connect o/p of CS stage to an antenna.
What happens? o/p impedance $R_{oot} \approx R_o$ (CS stage)

$$A_v \text{ CS stage} = -g_m R_o$$

After connecting o/p of CS stage directly to antenna
 $A_v = -g_m (R_o || 50\Omega)$

→ which will pull down the gain of the system.

Solⁿ:- Use source follower in betn CS stage & antenna



By connecting source follower ckt, it won't disturb the gain of the system. Also o/p impedance of source follower is low which can easily match the antenna's 50Ω impedance. (ensuring no loss of sig)
Hence, source follower ckt act as a buffer in this scenario.




Summary of CS, CG & CD amplifiers:-

Common source amplifier

Common Gate amplifier

Common Drain amplifier

① Circuit



② I/P sig applied to

Gate terminal

Source terminal

Gate terminal

③ O/P sig measured at

Drain terminal

Drain terminal

Source terminal.

④ Voltage gain

$$A_v = -g_m R_D$$

→ o/p sig out of phase with i/p sig
high

$$A_v = g_m R_D$$

→ o/p sig in phase with i/p sig
high

$$A_v = \frac{R_s}{\frac{1}{g_m} + R_s}$$

→ o/p & i/p sig in phase
Low ($A_v \leq 1$)

⑤ I/P impedance

$$Z_i = R_1 \parallel R_2$$

high

$$Z_i = R_s \parallel \frac{1}{g_m}$$

Low

$$Z_i = R_1 \parallel R_2$$

high

⑥ O/P impedance

$$Z_o = R_D$$

medium

$$Z_o = R_D$$

medium

$$Z_o = R_s \parallel \frac{1}{g_m}$$

low

⑦ Application

1) can be used as inverting amplifier

1) can be used as a non-inverting amplifier
2) can be driven by low impedance antenna

1) can be used as a voltage buffer.
2) can be used to drive low impedance antenna or speaker

Numerical 02:

27
22/11/19


Calculate 1) Small-sig voltage gain

2) Input impedance

3) O/p impedance

Transistor parameters are: $V_{TN} = 1.5V$, $k_n = 4mA/V^2$

$\lambda = 0.01 V^{-1}$



Solution:-


1) Above circuit is NMOS source-follower or common-drain amplifier

2) DC Analysis:-

$V_G = \frac{R_2}{R_1 + R_2} \times V_{DD} = 8.89 V$

$V_{GS} = V_G - I_D R_S$

$V_{GS} = 8.89 - I_D(750) \quad \text{--- (1)}$



KVL to G-S loop,

$V_G - I_G R_{th} - V_{GS} - I_D R_S = 0$

$I_G = 0$ for MOSFET

$V_{GS} = V_G - I_D R_S$

Assuming given NMOS is working in saturation region,

28

$$I_D = K_n (V_{GS} - V_{TN})^2$$

$$I_D = 4m (V_{GS} - 1.5)^2 \quad \text{--- (2)}$$

Put (2) in (1), we get

$$V_{GS} = 8.89 - 750 \times 4m (V_{GS} - 1.5)^2$$

$$V_{GS} = 8.89 - 3 (V_{GS}^2 - 3V_{GS} + 2.25)$$

$$V_{GS} = 8.89 - 3V_{GS}^2 + 9V_{GS} - 6.75$$

$$3V_{GS}^2 - 8V_{GS} - 2.14 = 0$$

$$V_{GS} = 2.91V \quad \text{or} \quad -0.245V$$

(As $V_{GS} > V_{TN}$)

$$\therefore \boxed{V_{GS} = 2.91V}$$

$$\rightarrow \boxed{I_D = 4m (V_{GS} - 1.5)^2 = 4m (2.91 - 1.5)^2}$$
$$\boxed{I_D = 7.95mA}$$

3) Small-sig parameters:-


$$a) \quad g_m = 2K_n (V_{GS} - V_{TN})$$
$$= 2 \times 4m (2.91 - 1.5)$$

$$\boxed{g_m = 11.28 \frac{mA}{V}}$$

$$b) \quad r_o = \frac{1}{\lambda I_D} = \frac{1}{0.01 \times 7.95mA}$$

$$= \underline{12.578K\Omega}$$

Small-signal equivalent circuit,



A_v without r_o is given by, (Source-follower)

$$A_v = \frac{g_m R_s}{1 + g_m R_s}$$

$$A_v = \frac{V_{out}}{V_{in}}$$

A_v with r_o is given by,

$$A_v = \frac{g_m (R_s || r_o)}{1 + g_m (R_s || r_o)}$$

$$A_{v_s} = \frac{V_{out}}{V_s} = \frac{V_{out}}{V_{in}} \times \frac{V_{in}}{V_s}$$

$$A_{v_s} = A_v \times \frac{V_{in}}{V_s}$$

Now, A_{v_s} (small-sig voltage gain) including R_{sig} is,

$$A_{v_s} = \frac{g_m (R_s || r_o)}{1 + g_m (R_s || r_o)} \times \left(\frac{(R_1 || R_2)}{R_1 || R_2 + R_{sig}} \right)$$

$$V_{in} = \frac{R_1 || R_2}{R_1 || R_2 + R_{sig}} V_s$$

Now, we calculate A_{v_s} step by step

$$R_s \parallel r_o = 750 \parallel (12.58K) = \frac{750 \times 12.58K}{750 + 12.58K} = 707.8 \quad 30$$

$$g_m (R_s \parallel r_o) = 11.28 \times 10^{-3} \times 707.8 = 7.984$$

$$\frac{g_m (R_s \parallel r_o)}{1 + g_m (R_s \parallel r_o)} = 0.8869$$

$$\rightarrow R_1 \parallel R_2 = (62K) \parallel (463K) = 231.25 K\Omega$$

$$\rightarrow \frac{R_1 \parallel R_2}{R_1 \parallel R_2 + R_s} = \frac{231.25K}{231.25K + 4K} = 0.9829$$

$$A_{v_s} = 0.8869 \times 0.9829$$

$$A_{v_s} = +0.871$$

Small-signal voltage gain

Input Impedance:-

$$Z_i = R_1 \parallel R_2 = 231.25 K\Omega$$

Output Impedance:-


Z_o without r_o was given by, $Z_o = R_s \parallel \frac{1}{g_m}$
 But with r_o , $Z_o = R_s \parallel r_o \parallel \frac{1}{g_m}$

$$Z_o = 707.8 \parallel 88.65 = 78.78 \Omega$$

One can verify this, using similar analysis as given without r_o

Numerical 03:

Consider the circuit shown below. The transistor parameters are: $K_n = 1 \text{ mA/V}^2$, $V_{TN} = 1 \text{ V}$, $\lambda = 0$



- ① Draw the small-signal equivalent circuit
- ② Determine the small-signal voltage gain $A_v = \frac{V_{out}}{V_{in}}$
- ③ Find the input impedance
- ④ Find the output impedance


Solution:-

1] Above circuit is NMOS Common Gate amplifier

2] DC Analysis:

$$V_G = \frac{R_2}{R_1 + R_2} \times V_{DD} = \frac{75K\Omega}{150K\Omega + 75K\Omega} \times 10V = 3.333V$$

$$V_{GS} = V_G - V_S = V_G - I_D R_S$$



ie $V_{GS} = 3.333 - I_D(180) \quad \text{--- (1)}$

ie $I_D = K_n (V_{GS} - V_{TN})^2$

$I_D = 1m (V_{GS} - 1)^2 \quad \text{--- (2)}$

$\rightarrow V_{GS} = 3.333 - 180 \times 1m (V_{GS} - 1)^2$

$V_{GS} = 3.333 - 0.18 (V_{GS} - 1)^2$

$\rightarrow V_{GS} = 3.333 - 0.18 (V_{GS}^2 - 2V_{GS} + 1)$

ie $0.18V_{GS}^2 + 0.64V_{GS} - 3.153 = 0$

Solving, we get

$V_{GS} = 2.77V \quad \text{or} \quad -6.32V$

($\because V_{GS} > V_{TN}$)

$V_{GS} = 2.77V$


$\rightarrow I_D = 1m (2.77 - 1)^2 = 3.13mA$

3] Small-sig parameters :-

$g_m = 2K_n (V_{GS} - V_{TN}) = 3.54 \frac{mA}{V}$

Since $\lambda = 0 \quad \rightarrow \quad r_o = \frac{1}{\lambda I_D} = \infty$

4) Small-sig equivalent circuit :



a) Small-signal voltage gain $\left(\frac{V_{out}}{V_{in}}\right)$

$$A_v = g_m (R_D \parallel R_L)$$

$$= 3.54 \times 10^{-3} (2K \parallel 4K)$$

$$= 3.54 \times 10^{-3} \times 1.3333K$$

$$A_v = 4.72$$

b) I/P impedance $Z_i = R_s \parallel \frac{1}{g_m} = 180 \parallel \frac{1}{3.54 \times 10^{-3}} = 180 \parallel 282.48$

$$Z_i = 109.94$$

c) o/p impedance $Z_o = R_D \parallel R_L = 2K \parallel 4K = 1.33K\Omega$

$$Z_o = 1.33K\Omega$$