

POWER DISSIPATION IN CMOS CIRCUITS

Page No. 13

DATE / /

Power Dissipation:

Power dissipation in CMOS circuits :

1. Static Power dissipation - due to
 - a. Subthreshold conduction through OFF Trs.
 - b. Tunneling current through gate oxide
 - c. Leakage through R.B diodes.
2. Dynamic Power dissipation - due to
 - a. Charging & discharging of load capacitances
 - b. "short-crt" current while both pMOS & nMOS M/ws are partially ON.

$$P_{\text{total}} = P_{\text{static}} + P_{\text{dynamic}}$$

- Instantaneous power $P(t)$ drawn from the power supply is \propto to supply current $i_{DD}(t)$ & the supply v/g V_{DD} .

$$P(t) = i_{DD}(t) V_{DD}$$


$$E = \int_0^T i_{DD}(t) V_{DD} dt$$

The average power over this interval is

$$P_{\text{avg}} = \frac{E}{T} = \frac{1}{T} \int_0^T i_{DD}(t) V_{DD} dt$$

• Static Power Dissipation:-

Static CMOS gates are very power-efficient because they dissipate nearly zero power while idle.



Consider the static CMOS Invr, if V_{in} is 0/1, one of T_r is OFF i.e. $i(t)=0$.
Hence, $P_{static} = 0W$; ideally

Zero static p.d is a principle adv of CMOS over other technology. However, secondary effects including sub-threshold conduction, tunneling and leakage lead to small amount of static current flowing through OFF T_r .


Assuming the leakage current is constant, the static p.d is the product of total leakage current & the supply voltage

$$P_{static} = I_{static} \cdot V_{DD}$$

• OFF T_r s still conduct a small amt of subthreshold current which \uparrow ses as threshold vtgs are scaled down.

• Dynamic Power dissipation:-

• Primary component of dynamic p.d is charging & discharging of Load capacitance.



• If a load C is switched between GND and VDD at an avg freqⁿ of fsw i.e the load will be charged & discharged T_{fsw} times. The current flows from VDD to the load to charge it and it flows from load to gnd during discharge.

• In one complete charge/discharge cycle, a total charge of Q = CVDD is thus transferred from VDD to GND.

The avg dynamic p.d is

$$P_{dynamic} = \frac{1}{T} \int_0^T i_{DD}(t) V_{DD} dt = \frac{V_{DD}}{T} \int_0^T i_{DD}(t) dt$$

$$P_{dynamic} = \frac{V_{DD}}{T} [T f_{sw} C V_{DD}]$$

$$P_{dynamic} = C V_{DD}^2 f_{sw}$$

f_{sw} - switching freqⁿ

∴ most of gates do not switch every clk cycle, it is more convenient to express fsw as an activity factor α times the clk freqⁿ

$$P_{dynamic} = \alpha C V_{DD}^2 f$$

α → 0.1 to 0.5

Summarise the approach you would take to reduce the p.d. of a CMOS chip that is designed for palm top computer

Page No. 16
DATE / /

• Low-Power Design :-

- Power dissipation has become extremely important to VLSI designers. For low power, battery-based systems such as laptops, cell phones, power consumption sets the battery life of the product.
- Power reduction techniques can be divided into those that reduce dynamic power & those that reduce static power.

• Dynamic Power Reduction:-

$$P_{\text{dynamic}} = \alpha C V_{DD}^2 f \quad \text{Watts}$$

Note:

$P_{\text{dyn}} \propto f$ The dynamic power is reduced by using α , the switching capacitance (C), power supply or the operating frequency.

a. Activity factor reduction:-

- Clocked nodes such as clk n/w have high activity factor of 1 and very power-hungry. Thus, dynamic ckt have high α , so they are costly in power.

- Clock gating can be used to stop portions of the chip that are idle.

Eg:-

A floating point can be turned off when executing integer code.

• A large fraction of power is dissipated by the clk N/W itself, so entire portion of the clk N/W can be turned off where possible.

• A drawback of reducing α is that if the system transitions rapidly from an idle mode to fully active mode, a large di/dt spike will occur, which will lead to inductive noise in power supply N/W. (power supply bounce).

b. Device switching Capacitance (C) is reduced by choosing small Trs. It is most effectively reduced through careful floorplanning, placing communicating units near each other to reduce wire lengths.

c. Voltage reduction:-

Voltage has a quadratic effect on dynamic power. Thus, choosing a lower power supply significantly reduces power consumption.

If the frequency and v_{tg} are scaled down in proportion, a cubic reduction in power is achieved.

d. Frequency can be traded for power. For eg. two multipliers running at half speed can replace a single multiplier at full speed. If power supply can be reduced because freqⁿ requirement is lowered, overall power consumption goes down.

• Static Power Reduction:-

Static power reduction involves minimizing I_{static} .

Subthreshold leakage current (I_{DS}) is

$$I_{DS} = I_{Dso} e^{\frac{V_{GS} - V_t}{nV_T}} \left[1 - e^{\frac{-V_{DS}}{V_T}} \right]$$

$$V_t = V_{to} - n V_{DS} + \gamma (\sqrt{\phi_s + V_{SB}} - \sqrt{\phi_s})$$

where, ' γ ' term describes body effect
'n' term describes DIBL.


• I_{DS} can be reduced by \uparrow ing V_{to} ,
reducing V_{GS} , V_{DS} , temperature & \uparrow ing V_{SB} .

• Leakage Current :-

Leakage current can be controlled through body voltage using body effect.
For example :-

Low- V_t devices can be used & reverse body bias (RBB) can be applied during idle mode, while higher- V_t devices can be used & then a forward body bias (FBB) can be applied during active mode.

Applying a body bias requires addnl power supply rails to distribute the substrate and well voltages.



- Source voltage can be raised in sleep mode which ultimately reduces V_{ds} and also gate leakage.
- Reducing V_{DD} in standby mode reduces the DIBL contribution to leakage.
- Another mtd of reducing idle leakage current in low-power systems is to turn off the power supply entirely.
- Si on Insulator (SOI) CRTs are attractive for low-leakage designs because they have a sharper threshold current roll-off.

• In a process with $K_p' = 75 \mu A/V^2$, $V_{TP} = -0.4V$, $V_{DD} = 1.8V$. Calculate the static power dissipation of a 32 word x 48 bit ROM that contains nMOS row decoder & pMOS pull-up in the 48 bit lines. The (w/L) ratio of pMOS pull-up is 1. Assume that 1/3 of the word line and 50% of bit lines are high at any given time.

Soln: $V_{GS} = V_{DD} = 1.8V$

For PMOS pull-up $I_{D,s}$,

$$\begin{aligned}
 I_{\text{pull-up}} &= \frac{K_p'}{2} \left(\frac{w}{L} \right) (V_{GS} - V_{TP})^2 \\
 &= \frac{75 \mu A}{2} (1) (1.8 - (-0.4))^2 \\
 &= 181.5 \mu A
 \end{aligned}$$

Each PMOS $I_{D,s}$ will dissipate power

when o/p line is low

∴ Power dissipatⁿ in 1 pull-up T₀ is

$$P_{\text{pull-up}} = I_{\text{pullup}} \times V_{\text{DD}} \\ = 326.7 \mu\text{W}$$

The total static p.d = $(326.7 \mu\text{W}) \left(\frac{48}{2} + 31 \right)$

$$P_{\text{static total}} = 17.96 \text{ mW}$$