Sources of Power Dissipation in digital CMOS circuits

		Page No. 24
	100	Company of the Compan
	Low power design consider Explain various sources of dissipation in digital CMO	ations:-/
	dissipation in digital (MA)	s obtal
	explain the mtds to reduce	a Did
Ans:	The overall power dissipation	nPob th
	chip is very important is	nodern
2 2004 9 11	VLSI Designs.	
	2. It a battery power supply P determines the operation a recharge is needed.	15 used
	a recharge is needed	g time is
No.	3. Low-power design technique	ues have
	3. low-power design technique developed at both the ck.	t & syst
	level.	J
	The U	
	There are three main so pid in a digital CMOS	voces of
	pie in a digital cirlos	CRt.
	1. DG power Poc that is	due to
	dixect conduction nother !.	
	and when 21ps are stable. Currents are the main c	leakage
	currents are the main	aure in
	standard static (MOS c	Rts.
	2. Switching power Pen the	+ ° = 1°-
	when an ilp change causes	the nous
	supply to have direct cur	rent blo
	when an ilp change causes supply to have direct (ur path to ground through	the Trs.
2:	Dynamic switching power 1 charging and discharging c	dyn due
	nodes.	apacitiv

Page No. 25 DATE // Dynamic switching power is estimated from the equation below Payn = x CV2F where, C is the switching Capacitances in parads, & is the activity pactor, in barads, & is Vis the voltage swing, and f the signal brean. tres tore ·The instantaneous total p.d is) cen P = Ppc + Psw + Pdyn 1. Considering first DC leakage term ie PDC = IDDQ VDD where IDDA is the quiescent leakage current that flows when Ilps are not changing. The value of leakage current for a is process dependent. The total IDDQ the chip Tses with no of Trs & depends upon the ckt design technique. · Static (MOS logic gates ex hibits smallest Ipon usually less than louA 2. Switching power Psw is a consequence ob a gate of p sig transition causing a direct current flow path from VpD to gro

Page No. 26 Psw = Isw VDD where Isw is the average DC current 3. The dynamic p.d is usually considered to be most difficult to deal with Pdyn = x CV2f The above expression shows that Payn Tses proportionately with the sig switching begn f. One approach to Ise Payn is to reduce the power supply vtg VDD Processor core vtgs are currently below 2 v. or even lower operating utgs. A reduced power supply utg is also advantageous in battery-operated units. $I_{D} = \frac{B}{2} \left[2 \left(V_{GS} - V_{T} \right) V_{DS} - V_{DS}^{2} \right]$ Since the highest vtg in the chtis
VDD, reducing it implies that ID Will also Use.

Reducing Ip implies that it will take longer to charge the olp cap, Ising both the rise & ball time.
This slows down the gate switching speed. To compensate for this effect, we can 1se the device

		Page No. 27 DATE / /
	and the second	transconductance term
rent		$B = \mu_D(o_{\infty}(w))$
		Since
esed		Cox = Eox -> Gate exide Cap
		Shrinking the gate oxide thickness tox, 1 ses B so improved processing helps. Otherwise, we must 1 se the channel width W to maintain the
0		channel width W to maintain the
		speed.